

Vishay Siliconix

# N- and P-Channel 100 V (D-S) MOSFET



PRODUCT SUMMARY						
	N-CHANNEL	P-CHANNEL				
V <sub>DS</sub> (V)	100	-100				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.167	0.251				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 2.5 \text{ V}$	0.186	0.338				
Q <sub>g</sub> typ. (nC)	2.3	5.8				
I <sub>D</sub> (A) <sup>a, b</sup>	4					
Configuration	N- and	l p-pair				

#### **FEATURES**

- TrenchFET® power MOSFETs
- Thermally enhanced PowerPAK®
- 100 % R<sub>q</sub> tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912




RoHSCOMPLIANT

HALOGEN FREE

#### **APPLICATIONS**

- DC/DC converters
- Active clamp
- · Brushless DC motors
- AC/DC inverter
- · Motor drive switch



ORDERING INFORMATION	
Package	PowerPAK 1212-8
Lead (Pb)-free and halogen-free	SIS590DN-T1-GE3

ABSOLUTE MAXIMUM RATING	<b>iS</b> (T <sub>A</sub> = 25 °C,	unless othe	rwise noted)		
PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain-source voltage		V <sub>DS</sub>	100	-100	V
Gate-source voltage		V <sub>GS</sub>	±	_ V	
	T <sub>C</sub> = 25 °C		4 <sup>g</sup>	4 9	
Continuous dusin suurent	T <sub>C</sub> = 70 °C	1 . 🗆	4 <sup>g</sup>	4 9	^
Continuous drain current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	2.7 <sup>a, b</sup>	2.3 <sup>a, b</sup>	A
	T <sub>A</sub> = 70 °C	1	2.1	1.8	
Pulsed drain current (t = 100 μs)		I <sub>DM</sub>	8	10	
Octobra de la desta de la desta de la constitución	T <sub>C</sub> = 25 °C		14.9	19.3	
Continuous source-drain diode current	T <sub>C</sub> = 70 °C	I <sub>S</sub>	9.5	12.3	
Single pulse avalanche current	L = 0.1 mH	I <sub>AS</sub>	4	10	w
Single pulse avalanche energy	L = 0.1 IIII	E <sub>AS</sub>	0.8	5.0	VV
	T <sub>C</sub> = 25 °C		17.9	23.1	
Maximum Dawar Dissination	T <sub>C</sub> = 70 °C	1 , [	11.4	14.8	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5 <sup>a, b</sup>	2.6 <sup>a, b</sup>	
	T <sub>A</sub> = 70 °C	1	1.6	1.7	
Operating junction and storage temperature	range	T <sub>J</sub> , T <sub>stg</sub>	-55 to	+150	°C
Soldering recommendations (peak temperate	ture) <sup>d, e</sup>		260		

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	N-CHA	NNEL	P-CH/	ANNEL	UNIT
PANAMETEN		STIVIBUL		MAX.	TYP.	MAX.	ONII
Maximum junction-to-ambient b, f	t ≤ 10 s	$R_{thJA}$	40	50	38	48	°C/W
Maximum junction-to-case (drain)	Steady state	$R_{thJC}$	5.6	7	4.3	5.4	C/VV

- a. Based on silicon capability only
- b. Surface mounted on 1" x 1" FR4 board
- d. See solder profile (<a href="https://www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
  e. Rework conditions: Manual soldering with a soldering iron is not recommended for leadless components
  f. Maximum under steady state conditions is 94 °C/W

- Package limited



# Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX	UNIT	
Static								
		$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	100	-	-	Ī	
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-100	-	-	V	
		I <sub>D</sub> = 250 μA	N-Ch	-	79	-		
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = -250 μA	P-Ch	-	-68	-	\//00	
V	A)/ /T	I <sub>D</sub> = 250 μA	N-Ch	-	-4.4	-	mv/°C	
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = -250 μA	P-Ch - 4.3					
Cata threshold voltage		$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	1.5	=.	2.5	V	
Gate threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-1.5	-	-2.5	V	
Gata body loakago	la a a	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	N-Ch	-	-	± 100	nΛ	
Gate-body leakage	I <sub>GSS</sub>	$v_{DS} = 0$ $v$ , $v_{GS} = \pm 20$ $v$	P-Ch	-	-	± 100	IIA	
		$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	1	1		
Zero gate voltage drain current		$V_{DS} = -100 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch	-	1	-1		
	I <sub>DSS</sub>	$V_{DS}$ = 100 V, $V_{GS}$ = 0 V, $T_J$ = 55 °C	N-Ch	-	-	10	0 '	
		$V_{DS}$ = -100 V, $V_{GS}$ = 0 V, $T_J$ = 55 °C	P-Ch	-	1	-10		
On state drain current b	1	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	4	1	i	_	
On-state drain current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	-4	-	-	] A	
		$V_{GS} = 10 \text{ V}, I_D = 1.5 \text{ A}$	N-Ch	-	0.139	0.167		
Drain-source on-state resistance <sup>b</sup>	R <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V}, I_D = -2.3 \text{ A}$	P-Ch	-	0.197	0.251		
		$V_{GS} = 4.5 \text{ V}, I_D = 1.0 \text{ A}$	N-Ch	-	0.155	0.186	V 0 10 nA 10 nA 10 nA 11 nA 1	32
		$V_{GS} = -4.5 \text{ V}, I_D = -2.0 \text{ A}$	P-Ch	-	0.260	0.338	<u></u>	
Forward transconductance b	g.	$V_{DS} = 10 \text{ V}, I_D = 2.7 \text{ A}$	N-Ch	-	10	-	Q	
Torward transconductance	9 <sub>fs</sub>	$V_{DS} = -10 \text{ V}, I_D = 2.3 \text{ A}$	P-Ch	-	- 24 -	-	3	
Dynamic <sup>a</sup>								
Input capacitance	C <sub>iss</sub>		N-Ch	-	265	-	nF.	
mpat supusitanss	JISS	N-channel	P-Ch	-	325	-		
Output capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	20	-		
- Catput Capacitarios	Joss	P-channel	P-Ch	-	90	-	٦,	
Reverse transfer capacitance	C <sub>rss</sub>	$V_{DS} = -50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	2	-		
Tieverse transier dapaortance	Orss		P-Ch	-	5	-		
		$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 1 \text{ A}$	N-Ch	-	4.5	9		
Total gate charge	$Q_{\mathrm{g}}$	$V_{DS} = -50 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -9 \text{ A}$	P-Ch	-	11.2	22.4		
Total gate onalige	<b>L</b> g		N-Ch	-	2.3	4.6	1	
		N-channel	P-Ch	-	5.7	11.4	nC	
Gate-source charge	0	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 1 \text{ A}$	N-Ch	-	1.2	-		
auto oouloo ollulgo	$Q_{gs}$	P-channel	P-Ch	-	2.4	-		
Gate-drain charge	$Q_{gd}$	$V_{DS} = -50 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = 2.3 \text{ A}$	N-Ch	-	0.5	-		
Gato Grain Griange	⊶gd		P-Ch	-	2.5	-		
Gate resistance	$R_{g}$	f = 1 MHz		0.24	1.2	2.4	Ω	
auto registario	' ¹g	1 — 1 1011 12	P-Ch	0.76	3.8	7.6	22	



www.vishay.com

# Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX	UNIT
Dynamic <sup>a</sup>	OTHEOL	TEST CONDITIONS				WAX	ONT
			N-Ch	_	12	25	
Turn-on delay time	t <sub>d(on)</sub>		P-Ch	_	15	30	
		N-channel $V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	N-Ch	_	45	90	1
Rise time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$ $I_D \cong 2.1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	P-Ch	-	50	100	1
		P-channel	N-Ch	-	22	45	1
Turn-off delay time	t <sub>d(off)</sub>	$V_{DD}$ = -10 V, $R_L$ = 2 $\Omega$ $I_D \cong$ -1.8 A, $V_{GEN}$ = -10 V, $R_q$ = 1 $\Omega$	P-Ch	-	30	60	
Fall time.		$_{\rm D} = -1.0  \text{A},  \text{V}_{\rm GEN} = -10  \text{V},  \text{N}_{\rm g} = 1.52$	N-Ch	-	12	25	
Fall time	t <sub>f</sub>		P-Ch	-	11	20	
Turn on delay time			N-Ch	-	6	15	ns
Turn-on delay time	t <sub>d(on)</sub>		P-Ch	-	10	15	
Rise time	t <sub>r</sub>	$\begin{array}{c} \text{N-channel} \\ \text{V}_{\text{DD}} = \text{10 V, R}_{\text{L}} = \text{2 }\Omega \\ \text{I}_{\text{D}} \cong \text{2.1 A, V}_{\text{GEN}} = \text{4.5 V, R}_{\text{g}} = \text{1 }\Omega \end{array}$		-	21	40	=
nise time	۱۲			-	23	45	
Turn-off delay time	t <sub>d(off)</sub>	P-channel	N-Ch	-	20	40	-
		$V_{DD} = -10 \text{ V}, R_L = 2 \Omega$ $I_D \cong -1.8 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	P-Ch	-	26	50	
Fall time $t_{\mathrm{f}}$	t <sub>f</sub>		N-Ch	-	10	20	
T dil time			P-Ch	-	10	20	
<b>Drain-Source Body Diode Characteristic</b>	cs			ı	ı		
Continuous source-drain diode current	Is	T <sub>A</sub> = 25 °C	N-Ch	-	-	2.1	
		,,	P-Ch	-	-	-2.2	Α
Pulse diode forward current (t = 100 μs)	I <sub>SM</sub>		N-Ch	-	-	8	
			P-Ch	-	-	-10	
Body diode voltage	V <sub>SD</sub>	I <sub>S</sub> = 2.1 A, V <sub>GS</sub> = 0 V	N-Ch	-	8.0	1.2	V
		$I_S = -1.8 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch	-	-0.81	-1.2	
Body diode reverse recovery time	t <sub>rr</sub>		N-Ch	-	23	46	ns
		-	P-Ch	-	37	74	—
Body diode reverse recovery charge	$Q_{rr}$	N-channel $I_F = -1.8 \text{ A}$ , $dI//dt = 100 \text{ A/}\mu\text{s}$ , $T_J = 25 ^{\circ}\text{C}$	N-Ch	-	21	42	nC
	liode reverse recovery charge $Q_{rr}$ $I_F =$	-	P-Ch	-	65	130	-
Reverse recovery fall time	ta	P-channel $I_F = -1.8 \text{ A}$ , $dI/dt = -100 \text{ A/µs}$ , $T_J = 25 ^{\circ}\text{C}$	N-Ch	-	21	-	-
		. , , , , , , , , , , , , , , , , , , ,	P-Ch	-	34	-	ns
Reverse recovery rise time	t <sub>b</sub>		N-Ch P-Ch	-	3	-	


#### Notes


- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \,\mu\text{s}$ , duty cycle  $\leq 2 \,\%$ .


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.














On-Resistance vs. Drain Current and Gate Voltage









On-Resistance vs. Junction Temperature




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 



Single Pulse Power (Junction-to-Ambient)




Safe Operating Area, Junction-to-Ambient


#### Note

a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified






Current Derating a








**Power Junction to Case** 


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case













**Transfer Characteristics** 




On-Resistance vs. Drain Current and Gate Voltage











125







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


#### Note


a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified





Current Derating a






**Power Junction to Ambient** 

**Power Junction to Case** 


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?63046">www.vishay.com/ppg?63046</a>.




# PowerPAK® 1212-8, (Single / Dual)





#### Notes

- 1. Inch will govern
- 2 Dimensions exclusive of mold gate burrs
- 3. Dimensions exclusive of mold flash and cutting burrs



Backside view of dual pad

DIM.		MILLIMETERS		INCHES			
DIIVI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.97	1.04	1.12	0.038	0.041	0.044	
A1	0.00	-	0.05	0.000	-	0.002	
b	0.23	0.30	0.41	0.009	0.012	0.016	
С	0.23	0.28	0.33	0.009	0.011	0.013	
D	3.20	3.30	3.40	0.126	0.130	0.134	
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
D3	0.48	-	0.89	0.019	=	0.035	
D4		0.47 typ.		0.0185 typ			
D5		2.3 typ.		0.090 typ			
E	3.20	3.30	3.40	0.126	0.130	0.134	
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	1.75	1.85	1.98	0.069	0.073	0.078	
E4		0.034 typ.			0.013 typ.		
е	0.65 BSC				0.026 BSC		
K		0.86 typ.			0.034 typ.		
K1	0.35	-	-	0.014	-	-	
Н	0.30	0.41	0.51	0.012	0.016	0.020	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
θ	0°	-	12°	0°	-	12°	
W	0.15	0.25	0.36	0.006	0.010	0.014	
М	0.125 typ.			0.005 typ.			


DWG: 5882


Revison: 09-Jan-17

Document Number: 71656



# Recommended Land Pattern for PowerPAK® 1212-8 Dual





# **Legal Disclaimer Notice**



Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.