

N-channel 100 V, 0.017 Ω typ., 35 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3 x 3.3 package

Datasheet - preliminary data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STL8N10F7	100 V	0.02 Ω	35 A	50 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1. Device summary

•	Order code	Marking	Package	Packaging
)	STL8N10F7	8N10F	PowerFLAT™ 3.3 x 3.3	Tape and reel

December 2014 DocID025076 Rev 2 1/14

Contents STL8N10F7

Contents

1	Electrical ratings 3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves) 6
3	Test circuits8
4	Package mechanical data
5	Revision history



Downloaded from Arrow.com.

STL8N10F7 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	8	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	6	Α
I _{DM} (1)(2)	Drain current (pulsed)	32	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	35	Α
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	22	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	140	Α
P _{TOT} (3)	Total dissipation at T _{case} = 25 °C	50	W
P _{TOT} (1)	Total dissipation at T _{pcb} = 25 °C	3.5	W
T _J	Operating junction temperature	FF to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

^{1.} This value is rated according to $R_{\mbox{\scriptsize thj-pcb.}}$

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb	42.8	°C/W
R _{thj-case}	Thermal resistance junction-case	2.5	°C/W

^{1.} When mounted on FR-4 board of 1inch 2 , 2oz Cu, t < 10 sec

^{2.} Pulse width limited by safe operating area.

^{3.} This value is rated according to $R_{\mbox{\scriptsize thj-case}}$.

Electrical characteristics STL8N10F7

2 Electrical characteristics

(T_{CASE}=25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}; V_{GS} = 0$	100			V
	Zero gate voltage drain current	V _{DS} = 100 V; V _{GS} = 0			1	μA
I _{DSS}		V _{DS} = 100 V; V _{GS} = 0; T _C =125 °C			100	μΑ
I _{GSS}	Gate body leakage current	V _{GS} = 20 V; V _{DS} = 0			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 4 A		0.017	0.02	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1640	-	pF
C _{oss}	Output capacitance	V_{DS} =50 V, f=1 MHz, V_{GS} =0	-	360	-	pF
C _{rss}	Reverse transfer capacitance		-	25	-	pF
Qg	Total gate charge	V _{DD} =50 V, I _D = 8 A V _{GS} =10 V	-	25	-	nC
Q _{gs}	Gate-source charge		-	12	-	nC
Q _{gd}	Gate-drain charge	Figure 14	-	5	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	15	-	ns
t _r	Rise time	V_{DD} =50 V, I_{D} = 4 A, R_{G} =4.7 Ω , V_{GS} = 10 V	-	17	-	ns
t _{d(off)}	Turn-off delay time	Figure 13	-	24	-	ns
t _f	Fall time		-	8	-	ns



Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0$	-	-	1.1	V
t _{rr}	Reverse recovery time	I _{SD} = 8 A,	-	53		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/μs,	-	67		nC
I _{RRM}	Reverse recovery current	V _{DD} =80 V, T _j =150 °C	-	2.5		Α

^{1.} Pulsed: pulse duration=300 μ s, duty cycle 1.5%



Electrical characteristics STL8N10F7

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics




Figure 6. Normalized gate threshold voltage vs. Figure 7. Normalized $V_{(BR)DSS}$ vs. temperature temperature







Figure 8. Static drain-source on-resistance

Figure 9. Normalized on-resistance vs. temperature







Figure 10. Gate charge vs. gate-source voltage

Figure 11. Capacitance variations







Figure 12. Source-drain diode forward characteristics





DocID025076 Rev 2

7/14

Test circuits STL8N10F7

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform





4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



DocID025076 Rev 2

Table 8.PowerFLAT™ 3.3 x 3.3 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
ϑ	8°	10°	12°




Figure 19. PowerFLAT™ 3.3 x 3.3 drawing

****\

DocID025076 Rev 2

11/14




Figure 20. PowerFLAT™ 3.3 x 3.3 recommended footprint^(a)

577

a. All dimensions are in millimeters

STL8N10F7 Revision history

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
31-Jul-2013	1	First release.
05-Dec-2014	2	Document status promoted from preliminary to production data. Modified title, features and description in cover page. Modified: R _{DS(on)} typical and max values in first page and in <i>Table 4:</i> On/off states Modified: Section 4: Package mechanical data Added Section 2.1: Electrical characteristics (curves).

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

577