## MC14099B

## 8-Bit Addressable Latches

The MC14099B is an 8-bit addressable latch. Data is entered in serial form when the appropriate latch is addressed (via address pins A0, A1, A2) and write disable is in the low state. For the MC14099B the input is a unidirectional write only port.

The data is presented in parallel at the output of the eight latches independently of the state of Write Disable, Write/Read or Chip Enable.

A Master Reset capability is available on both parts.

## Features

- Serial Data Input
- Parallel Output
- Master Reset
- Supply Voltage Range $=3.0 \mathrm{Vdc}$ to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-Power Schottky TTL Load over the Rated Temperature Range
- MC14099B pin for pin compatible with CD4099B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is $\mathrm{Pb}-$ Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package <br> (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


SOIC-16 WD DW SUFFIX CASE 751G

## PIN ASSIGNMENT

| Q7 1 • | 16 | $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
| RESE 2 | 15 | Q6 |
| DATA ${ }^{\text {c }}$ | 14 | Q5 |
| WRITE 4 | 13 | Q4 |
| A0 5 | 12 | Q3 |
| A1 6 | 11 | Q2 |
| A2 27 | 10 | Q1 |
| $\mathrm{V}_{S S}[8$ | 9 | Q0 |

## MARKING DIAGRAM



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}$-Free Indicator

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MC14099B


ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \end{gathered}$ | Max | Min | Max |  |
| Output Voltage <br> "0" Level $V_{\text {in }}=V_{D D} \text { or } 0$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
| $\mathrm{V}_{\text {in }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ " "1" Level | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| Input Voltage <br> "0" Level $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \end{aligned}$ <br> "1" Level $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | VIL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \\ & \hline \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|ll} \hline \text { Output Drive Current } & \\ \left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ \left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | ${ }^{\mathrm{IOH}}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - - - | $\begin{aligned} & -2.4 \\ & -0.51 \\ & -1.3 \\ & -3.4 \end{aligned}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{aligned} & -1.7 \\ & -0.36 \\ & -0.9 \\ & -2.4 \end{aligned}$ | - | mAdc |
| $\begin{array}{ll} (\mathrm{V} \text { OL }=0.4 \mathrm{Vdc}) & \text { Sink } \\ \left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) & \end{array}$ | lOL | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} \hline 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $\mathrm{l}_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance ( $\mathrm{V}_{\text {in }}=0$ ) | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| $\begin{aligned} & \text { Input Capacitance } \\ & \text { MC14599B - Data }(\text { pin } 3) \\ & \left(\mathrm{V}_{\text {in }}=0\right) \end{aligned}$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 15 | 22.5 | - | - | pF |
| Quiescent Current (Per Package) | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3 \& 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $I_{T}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  |  | $\begin{aligned} & I_{\mathrm{T}}= \\ & I_{\mathrm{T}}= \\ & \mathrm{I}_{\mathrm{T}}= \end{aligned}$ | $.5 \mu \mathrm{~A} / \mathrm{kHz})$ <br> $.0 \mu \mathrm{~A} / \mathrm{kHz})$ <br> $.5 \mu \mathrm{~A} / \mathrm{kHz})$ | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{IDD}^{2} \end{aligned}$ |  |  | $\mu \mathrm{Adc}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
\mathrm{I}_{\mathrm{T}}\left(\mathrm{C}_{\mathrm{L}}\right)=\mathrm{I}_{\mathrm{T}}(50 \mathrm{pF})+\left(\mathrm{C}_{\mathrm{L}}-50\right) \mathrm{Vfk}
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right.$ ) in volts, f in kHz is input frequency, and $\mathrm{k}=0.004$.

SWITCHING CHARACTERISTICS (Note 5) ( $\left.\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdcc} \end{aligned}$ | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 6) } \end{aligned}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+32 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.6 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{T H L}=(0.4 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \\ & \mathrm{t}_{\mathrm{TH}}, \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| Propagation Delay Time Data to Output Q | $t_{\text {PHL }}$, <br> tpLH | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 200 \\ 75 \\ 50 \end{gathered}$ | $\begin{aligned} & 400 \\ & 150 \\ & 100 \end{aligned}$ | ns |
| Write Disable to Output Q |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 200 \\ 80 \\ 60 \end{gathered}$ | $\begin{aligned} & \hline 400 \\ & 160 \\ & 120 \end{aligned}$ | ns |
| Reset to Output Q |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 175 \\ 80 \\ 65 \end{gathered}$ | $\begin{aligned} & \hline 350 \\ & 160 \\ & 130 \end{aligned}$ | ns |
| CE to Output Q (MC14599B only) |  | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 225 \\ & 100 \\ & 75 \end{aligned}$ | $\begin{aligned} & \hline 450 \\ & 200 \\ & 150 \end{aligned}$ | ns |
| Propagation Delay Time, MC14599B only Chip Enable, Write/Read to Data | $t_{\text {PHL }}$, <br> tpLH | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 200 \\ 80 \\ 65 \end{gathered}$ | $\begin{aligned} & 400 \\ & 160 \\ & 130 \end{aligned}$ | ns |
| Address to Data |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 200 \\ 90 \\ 75 \end{gathered}$ | $\begin{aligned} & 400 \\ & 180 \\ & 150 \end{aligned}$ | ns |
| Pulse Widths Reset | $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{H})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{~L})} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 150 \\ & 75 \\ & 50 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ns |
| Write Disable |  | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 320 \\ & 160 \\ & 120 \end{aligned}$ | $\begin{aligned} & \hline 160 \\ & 80 \\ & 60 \end{aligned}$ | - | ns |
| Set Up Time Data to Write Disable | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 100 \\ 50 \\ 35 \end{gathered}$ | $\begin{aligned} & 50 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ns |
| Hold Time <br> Write Disable to Data | $t_{\text {h }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \\ 50 \end{gathered}$ | $\begin{aligned} & 75 \\ & 40 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ns |
| Set Up Time Address to Write Disable | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 100 \\ 80 \\ 40 \end{gathered}$ | $\begin{aligned} & \hline 45 \\ & 30 \\ & 10 \end{aligned}$ | - | ns |
| Removal Time <br> Write Disable to Address | $\mathrm{t}_{\text {rem }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & -80 \\ & -40 \\ & -40 \end{aligned}$ | - | ns |

5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


TRUTH TABLE

| Write <br> Disable | Reset | Addressed <br> Latch | Unaddressed <br> Latches |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Data | $\mathrm{Q}_{\mathrm{n}}{ }^{*}$ |
| 0 | 1 | Data | Reset $^{\dagger}$ |
| 1 | 0 | $\mathrm{Q}_{\mathrm{n}}{ }^{\dagger}$ | $\mathrm{Q}_{\mathrm{n}}{ }^{*}$ |
| 1 | 1 | Reset | Reset |

CAUTION: To avoid unintentional data changes in the latches, Write Disable must be active (high) during transitions on the address inputs A0, A1, and A2.

[^0]
## SWITCHING WAVEFORMS



ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14099BDWG | SOIC-16 WB <br> (Pb-Free) | 47 Units / Rail |
| MC14099BDWR2G | SOIC-16 WB <br> (Pb-Free) | 1000 Units / Tape \& Reel |
| NLV14099BDWR2G* | SOIC-16 WB <br> (Pb-Free) | 1000 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


SCALE 1：1


16日月
$X X X X X X X X X X X$
$X X X X X X X X X X X$ AWLYYWWG
$0^{\circ}$
1 पुष日昭
XXXXX＝Specific Device Code
A＝Assembly Location
WL＝Wafer Lot
YY＝Year
WW＝Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
＊This information is generic．Please refer to device data sheet for actual part marking． $\mathrm{Pb}-$ Free indicator，＂ G ＂or microdot＂ r ＂，may or may not be present．Some products may not follow the Generic Marking．

## SOIC－16 WB CASE 751G ISSUE E

DATE 08 OCT 2021


1．DIMENSIDNING AND TQLERANCING PER ASME Y14．5M， 1994.
2．CONTRDLLING DIMENSION：MILLIMETERS
3．DIMENSIDN b DEES NDT INCLUDE DAMBAR PROTRUSIDN． ALLIWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS DF B DIMENSIIN AT MAXIMUM MATERIAL CUNDITIUN．
4．DIMENSIONS D AND E DD NOT INCLUDE MLLD PROTRUSIONS．
5．MAXIMUM MDLD PROTRUSION GR FLASH TD BE 0.15 PER SIDE．

| DIM | MILLIMETERS |  |
| :--- | :--- | :---: |
|  | MIN． | MAX． |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 10.15 | 10.45 |
| E | 7.40 | 7.60 |
| e | 1.27 |  |
| BSC |  |  |
| H | 10.05 | 10.55 |
| h | 0.53 |  |

DETAIL A 2X SCALE


| DOCUMENT NUMBER： | 98ASB42567B | Electronic versions are uncontrolled except when accessed directly from the Document Repository． <br> Printed versions are uncontrolled except when stamped＂CONTROLLED COPY＂in red． |
| ---: | :--- | :--- | :--- |
| DESCRIPTION： | SOIC－16 WB | PAGE 1 OF 1 |

[^1] special，consequential or incidental damages．onsemi does not convey any license under its patent rights nor the rights of others．
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    ${ }^{*} \mathrm{Q}_{\mathrm{n}}$ is previous state of latch.
    $\dagger$ Reset to zero state.

[^1]:    onsemi and OnSEMi．are trademarks of Semiconductor Components Industries，LLC dba onsemi or its subsidiaries in the United States and／or other countries．onsemi reserves the right to make changes without further notice to any products herein．onsemi makes no warranty，representation or guarantee regarding the suitability of its products for any particular purpose，nor does onsemi assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any and all liability，including without limitation

