

STB35N65DM2

N-channel 650 V, 0.093 Ω typ., 32 A MDmesh™ DM2 Power MOSFET in a D²PAK package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STB35N65DM2	650 V	0.110 Ω	32 A	250 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STB35N65DM2	35N65DM2	D²PAK	Tape and reel

January 2018 DocID030840 Rev 2 1/15

Contents STB35N65DM2

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D ² PAK (TO-263) type A2 mechanical data	9
	4.2	D ² PAK (TO-263) packing information	12
5	Revisio	n history	14



STB35N65DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±25	V
l-	Drain current (continuous) at T _{case} = 25 °C	32	۸
ID	Drain current (continuous) at T _{case} = 100 °C	20	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	90	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 (0 150	J

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	0000
R _{thj-pcb}	Thermal resistance junction-pcb (1)	30	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive	4	Α
E _{AS} ⁽¹⁾	Single pulse avalanche energy	1150	mJ

Notes:

 $^{(1)}Starting \; T_j = 25 \; ^{\circ}C, \; I_D = I_{AR}, \; V_{DD} = 50 \; V.$

⁽¹⁾Pulse width is limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 32$ A, di/dt=900 A/ μ s, V $_{DS}$ peak < V $_{(BR)DSS}$, V $_{DD}$ = 80% V $_{(BR)DSS}$

 $^{^{(3)}}V_{DS} \le 520 \text{ V}$

 $[\]ensuremath{^{(1)}}\xspace$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			٧
	Zoro goto voltogo droin	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 16 A		0.093	0.110	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	2540	ı	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	115	1	pF
C_{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.5	-	ρ.
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	204	1	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4.2	ı	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 32 \text{ A},$	-	56.3	ı	
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see <i>Figure 15: "Test circuit for</i>	-	12.7	-	nC
Q_{gd}	Gate-drain charge	gate charge behavior")	-	27.6	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 16 A,	-	23.4	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	23	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	72	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	1	10.4	1	

477

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		32	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		90	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 32 A	ı		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 32 A, di/dt = 100 A/μs,	1	100		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for	-	0.42		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	8.4		Α
t _{rr}	Reverse recovery time	I _{SD} = 32 A, di/dt = 100 A/µs,	-	205		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	1.8		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	17.6		Α


Notes:


⁽¹⁾Pulse width is limited by safe operating area.


 $^{^{(2)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


2.1 Electrical characteristics (curves)

















6/15 DocID030840 Rev 2

STB35N65DM2 Electrical characteristics

Figure 8: Capacitance variations C (pF) GIPG110720170909CVR 10⁴ C_{ISS} 10^{3} 10² Coss 10¹ f = 1 MHz C_{RSS} 10⁰ $\overline{V}_{DS}(V)$ 10⁻¹ 10⁰ 10¹ 10²









Test circuits STB35N65DM2

3 Test circuits

Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ

Vos 1 kΩ 1 kΩ

AM01468v1







4

8/15 DocID030840 Rev 2

STB35N65DM2 Package information

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

D²PAK (TO-263) type A2 mechanical data 4.1

THERMAL PAD SEATING PLANE COPLANARITY 0.25 GAUGE PLANE <u>V2</u> 0079457_A2_24

Figure 20: D²PAK (TO-263) type A2 package outline

577

Table 9: D²PAK (TO-263) type A2 package mechanical data

	le 9. D-FAN (10-203) type	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.70	8.90	9.10
E2	7.30	7.50	7.70
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

STB35N65DM2 Package information


9.75 16.9 1.6 2.54

Figure 21: D²PAK (TO-263) recommended footprint (dimensions are in mm)

Footprint

4.2 D²PAK (TO-263) packing information

Figure 22: D²PAK tape outline



Downloaded from Arrow.com.

40mm min. access hole at slot location С G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 23: D²PAK reel outline

Table 10: D2PAK tape and reel mechanical data

Таре				Reel		
Dim	m	nm	Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk qı	uantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

AM06038v1

Revision history STB35N65DM2

Revision history 5

Table 11: Document revision history

Date	Revision	Changes
10-Jul-2017	1	Initial release
15-Jan-2018	2	Modified Table 2: "Absolute maximum ratings", Table 8: "Source-drain diode". Modified Figure 2: "Safe operating area".
		Modified Section 4: "Package information". Minor text changed.

14/15 DocID030840 Rev 2

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

