

# 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 44-pin thin small outline package (TSOP) II package

#### **Functional Description**

The CY62136ESL is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications. The device also has an automatic power down feature that reduces power consumption when addresses are

not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).


 $\overline{\text{To w}}$  rite to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_8$  to I/O $_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

The device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

### Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 001-48147 Rev. \*L

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600





#### **Contents**


| Pin Configuration              | . 3 |
|--------------------------------|-----|
| Product Portfolio              | . 3 |
| Maximum Ratings                | . 4 |
| Operating Range                | . 4 |
| Electrical Characteristics     | . 4 |
| Capacitance                    |     |
| Thermal Resistance             |     |
| AC Test Loads and Waveforms    | . 5 |
| Data Retention Characteristics | . 6 |
| Data Retention Waveform        | . 6 |
| Switching Characteristics      |     |
| Switching Waveforms            |     |
| Truth Table                    |     |

| Ordering information                    |    |
|---|----|
| Ordering Code Definitions               | 12 |
| Package Diagram                         | 13 |
| Acronyms                                | 14 |
| Document Conventions                    | 14 |
| Units of Measure                        | 14 |
| Document History Page                   | 15 |
| Sales, Solutions, and Legal Information | 17 |
| Worldwide Sales and Design Support      | 17 |
| Products                                | 17 |
| PSoC® Solutions                         | 17 |
| Cypress Developer Community             | 17 |
| Technical Support                       |    |



# **Pin Configuration**

Figure 1. 44-pin TSOP II pinout (Top View) [1]



#### **Product Portfolio**

| Ī |            |            |  |       |                                  | F        | Power Di | ssipatio                  | n              |     |              |  |
|---|------------|------------|--|-------|----------------------------------|----------|----------|---------------------------|----------------|-----|--------------|--|
|   | Product    | Range      | V <sub>CC</sub> Range (V) <sup>[2]</sup> | Speed | Operating I <sub>CC</sub> , (mA) |          |          | Standby, I <sub>SB2</sub> |                |     |              |  |
|   | Floudet    | Range      | ACC Ivalide (A)                          | (ns)  | f = 1                            | f = 1MHz |          | 1                         |                |     | ι <b>A</b> ) |  |
|   |            |            |  |       | <b>Typ</b> [3]                   | Max      | Typ [3]  | Max                       | <b>Typ</b> [3] | Max |              |  |
|   | CY62136ESL | Industrial | 2.2 V to 3.6 V and 4.5 V to 5.5 V        | 45    | 2                                | 2.5      | 15       | 20                        | 1              | 7   |              |  |

- 1. NC pins are not connected on the die.
- No pins are not connected on the dic.
   Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature to ground potential <sup>[4, 5]</sup> ......–0.5 V to 6.0 V DC voltage applied to outputs in High Z State  $^{[4,\ 5]}$  .....-0.5 V to 6.0 V

| DC input voltage [4, 5]                             | 0.5 V to 6.0 V |
|---|----------------|
| Output current into outputs (LOW)                   | 20 mA          |
| Static discharge voltage (MIL-STD-883, Method 3015) | >2001 V        |
| Latch up current                                    | > 200 mA       |

## **Operating Range**

| Device     | Range      | Ambient<br>Temperature | <b>V</b> cc <sup>[6]</sup>      |
|------------|------------|------------------------|---------------------------------|
| CY62136ESL | Industrial | –40 °C to +85 °C       | 2.2 V–3.6 V, and<br>4.5 V–5.5 V |

#### **Electrical Characteristics**

Over the Operating Range

| Dorometer                       | Description                                   | Took Cox   | ditions                                      |            | 45 ns |                       | Unit |
|---------------------------------|---|--|--|------------|-------|-----------------------|------|
| Parameter                       | Description                                   | lest cor   | Test Conditions                              |            |       | Max                   | Unit |
| V <sub>OH</sub>                 | Output HIGH voltage                           | 2.2 ≤ V <sub>CC</sub> ≤ 2.7  | $I_{OH} = -0.1 \text{ mA}$                   | 2.0        | -     | _                     | V    |
|                                 |   | $2.7 \le V_{CC} \le 3.6$   | $I_{OH} = -1.0 \text{ mA}$                   | 2.4        | _     | _                     |      |
|                                 |   | $4.5 \le V_{CC} \le 5.5$   | $I_{OH} = -1.0 \text{ mA}$                   | 2.4        | -     | _                     |      |
|                                 |   | 4.5 ≤ V <sub>CC</sub> ≤ 5.5  | $I_{OH} = -0.1 \text{ mA}$                   | -          | -     | 3.4 <sup>[8]</sup>    |      |
| V <sub>OL</sub>                 | Output LOW voltage                            | 2.2 ≤ V <sub>CC</sub> ≤ 2.7  | $I_{OL} = 0.1 \text{ mA}$                    | _          | -     | 0.4                   | V    |
|                                 |   | $2.7 \le V_{CC} \le 3.6$   | I <sub>OL</sub> = 2.1 mA                     | _          | -     | 0.4                   |      |
|                                 |   | $4.5 \le V_{CC} \le 5.5$   | I <sub>OL</sub> = 2.1 mA                     | -          | -     | 0.4                   |      |
| V <sub>IH</sub>                 | Input HIGH voltage                            | 2.2 ≤ V <sub>CC</sub> ≤ 2.7  | •  | 1.8        | -     | V <sub>CC</sub> + 0.3 | V    |
|                                 |   | $2.7 \le V_{CC} \le 3.6$   |  | 2.2        | -     | V <sub>CC</sub> + 0.3 |      |
|                                 |   | $4.5 \le V_{CC} \le 5.5$   |  | 2.2        | -     | V <sub>CC</sub> + 0.5 |      |
| V <sub>IL</sub>                 | Input LOW voltage $2.2 \le V_{CC} \le 2.7$    |  |  | -0.3       | _     | 0.6                   | V    |
|                                 |   | $2.7 \le V_{CC} \le 3.6$   |  | -0.3       | -     | 0.8                   |      |
|                                 |   | $4.5 \le V_{CC} \le 5.5$   |  | -0.5       | -     | 0.8                   |      |
| I <sub>IX</sub>                 | Input leakage current                         | $GND \le V_{in} \le V_{CC}$  |  | <b>–</b> 1 | _     | +1                    | μА   |
| I <sub>OZ</sub>                 | Output leakage current                        | $GND \leq V_O \leq V_{CC}, C$  | Output disabled                              | -1         | -     | +1                    | μΑ   |
| I <sub>CC</sub>                 | V <sub>CC</sub> Operating supply current      | $f = f_{max} = 1/t_{RC}$   | $V_{CC} = V_{CCmax}$                         | _          | 15    | 20                    | mA   |
|                                 |   | f = 1 MHz  | I <sub>OUT</sub> = 0 mA,<br>CMOS levels      | -          | 2     | 2.5                   |      |
| I <sub>SB1</sub> <sup>[9]</sup> | Automatic CE power-down current — CMOS inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{f} = \text{f}_{\text{max}}  (Address a few of the original original original of the original original original original original original orig$ | -  | 1          | 7     | μА                    |      |
| I <sub>SB2</sub> <sup>[9]</sup> | Automatic CE power-down current — CMOS inputs | $\overline{CE} \ge V_{CC} - 0.2 \text{ V}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V} \ f = 0, V_{CC} = V_{CC(m)}$  | or V <sub>IN</sub> <u>&lt;</u> 0.2 V,<br>ax) | -          | 1     | 7                     | μА   |

- 4.  $V_{IL}(min) = -2.0 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>IL</sub>(min) = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.
   Please note that, the maximum V<sub>OH</sub> limit for this device may not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider. This maximum limit is not 100% tested.
   Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


| Parameter [10]   | meter [10] Description Test Conditions |   |    | Unit |
|------------------|--|---|----|------|
| C <sub>IN</sub>  | Input capacitance                      | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF   |
| C <sub>OUT</sub> | Output capacitance                     |   | 10 | pF   |

#### **Thermal Resistance**

| Parameter [10] | Description                              | Test Conditions   | 44-pin TSOP II | Unit |
|----------------|--|---|----------------|------|
| $\Theta_{JA}$  | Thermal resistance (junction to ambient) | Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 57             | °C/W |
| $\Theta$ JC    | Thermal resistance (junction to case)    |   | 17             | °C/W |

#### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



| Parameters      | 2.5 V | 3.0 V | 5.0 V | Unit |
|-----------------|-------|-------|-------|------|
| R1              | 16667 | 1103  | 1800  | Ω    |
| R2              | 15385 | 1554  | 990   | Ω    |
| R <sub>TH</sub> | 8000  | 645   | 639   | Ω    |
| V <sub>TH</sub> | 1.20  | 1.75  | 1.77  | V    |

#### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

| Parameter                         | Description                          | Conditions   | Min                     | Typ <sup>[11]</sup> | Max | Unit |    |
|-----------------------------------|--------------------------------------|--|-------------------------|---------------------|-----|------|----|
| $V_{DR}$                          | V <sub>CC</sub> for data retention   |  |                         | 1.0                 | -   | -    | V  |
| I <sub>CCDR</sub> <sup>[12]</sup> | Data retention current               | $\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V},$<br>$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or } V_{\text{IN}} \le 0.2 \text{ V}$ | V <sub>CC</sub> = 1.0 V | _                   | 0.8 | 3    | μА |
| t <sub>CDR</sub> <sup>[13]</sup>  | Chip deselect to data retention time |  |                         | 0                   | _   | _    | ns |
| t <sub>R</sub> <sup>[14]</sup>    | Operation recovery time              |  |                         | 45                  | _   | _    | ns |

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>11.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.

13. Tested initially and after any design or process changes that may affect these parameters.

14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



### **Switching Characteristics**

Over the Operating Range

| Parameter [15, 16]  | December 4                      | 45  | ns  | 11:4 |  |  |  |  |
|---------------------|---------------------------------|-----|-----|------|--|--|--|--|
| Parameter [10, 10]  | Description                     | Min | Max | Unit |  |  |  |  |
| Read Cycle          |                                 |     |     |      |  |  |  |  |
| t <sub>RC</sub>     | Read cycle time                 | 45  | _   | ns   |  |  |  |  |
| t <sub>AA</sub>     | Address to data valid           | -   | 45  | ns   |  |  |  |  |
| t <sub>OHA</sub>    | Data hold from address change   | 10  | _   | ns   |  |  |  |  |
| t <sub>ACE</sub>    | CE LOW to data valid            | -   | 45  | ns   |  |  |  |  |
| t <sub>DOE</sub>    | OE LOW to data valid            | _   | 22  | ns   |  |  |  |  |
| t <sub>LZOE</sub>   | OE LOW to Low Z [17]            | 5   | -   | ns   |  |  |  |  |
| t <sub>HZOE</sub>   | OE HIGH to High Z [17, 18]      | _   | 18  | ns   |  |  |  |  |
| t <sub>LZCE</sub>   | CE LOW to Low Z [17]            | 10  | -   | ns   |  |  |  |  |
| t <sub>HZCE</sub>   | CE HIGH to High Z [17, 18]      | _   | 18  | ns   |  |  |  |  |
| t <sub>PU</sub>     | CE LOW to power-up              | 0   | -   | ns   |  |  |  |  |
| t <sub>PD</sub>     | CE HIGH to ower-down            | _   | 45  | ns   |  |  |  |  |
| t <sub>DBE</sub>    | BLE/BHE LOW to data valid       | _   | 22  | ns   |  |  |  |  |
| t <sub>LZBE</sub>   | BLE/BHE LOW to Low Z [17]       | 5   | -   | ns   |  |  |  |  |
| t <sub>HZBE</sub>   | BLE/BHE HIGH to High Z [17, 18] | _   | 18  | ns   |  |  |  |  |
| Write Cycle [19, 20 | )]                              |     |     |      |  |  |  |  |
| t <sub>WC</sub>     | Write cycle time                | 45  | -   | ns   |  |  |  |  |
| t <sub>SCE</sub>    | CE LOW to write end             | 35  | _   | ns   |  |  |  |  |
| t <sub>AW</sub>     | Address setup to write end      | 35  | -   | ns   |  |  |  |  |
| t <sub>HA</sub>     | Address hold from write end     | 0   | _   | ns   |  |  |  |  |
| t <sub>SA</sub>     | Address setup to write start    | 0   | _   | ns   |  |  |  |  |
| t <sub>PWE</sub>    | WE pulse width                  | 35  | _   | ns   |  |  |  |  |
| t <sub>BW</sub>     | BLE/BHE LOW to write end        | 35  | -   | ns   |  |  |  |  |
| t <sub>SD</sub>     | Data setup to write end         | 25  | _   | ns   |  |  |  |  |
| t <sub>HD</sub>     | Data hold from write end        | 0   | _   | ns   |  |  |  |  |
| t <sub>HZWE</sub>   | WE LOW to High Z [17, 18]       | _   | 18  | ns   |  |  |  |  |
| t <sub>LZWE</sub>   | WE HIGH to Low Z [17]           | 10  | _   | ns   |  |  |  |  |

<sup>15.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has

been in production.

16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 5.

17. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

18. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

20. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE Controlled) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No.1 (Address Transition Controlled) [21, 22]





Figure 5. Read Cycle No. 2 (OE Controlled) [22, 23]



- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 22.  $\overline{WE}$  is HIGH for read cycle. 23. Address valid before or similar to  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [24, 25, 26]





Figure 7. Write Cycle No. 2 (CE Controlled) [24, 25, 26]



- 24. The internal write time of the memory is defined by the overlap of WE,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ . All signals are ACTIVE to initiate a write and any of these signals terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.

  25. Data I/O is high impedance if  $\overline{OE} = V_{|LL}$ .

  26. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{|H}$ , the output remains in a high impedance state.

  27. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [28, 29]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [28]



- 28. If CE goes HIGH simultaneously with  $\overline{WE} = V_{|H}$ , the output remains in a high impedance state. 29. The minimum write cycle pulse width should be equal to the sum of  $t_{|HZWE}$  and  $t_{|SD}$ . 30. During this period, the I/Os are in output state. Do not apply input signals.



#### **Truth Table**

| <b>CE</b> [31] | WE | OE | BHE               | BLE               | Inputs/Outputs   | Mode                | Power                      |
|----------------|----|----|-------------------|-------------------|--|---------------------|----------------------------|
| Н              | Χ  | Х  | X <sup>[31]</sup> | X <sup>[31]</sup> | High Z   | Deselect/power-down | Standby (I <sub>SB</sub> ) |
| L              | Χ  | Χ  | Н                 | Ι                 | High Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L              | Н  | L  | L                 | L                 | Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )  | Read                | Active (I <sub>CC</sub> )  |
| L              | Н  | L  | Н                 | L                 | Data out (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High Z | Read                | Active (I <sub>CC</sub> )  |
| L              | Н  | L  | L                 | Н                 | Data out (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High Z | Read                | Active (I <sub>CC</sub> )  |
| L              | Н  | Н  | L                 | L                 | High Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L              | Н  | Н  | Н                 | L                 | High Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L              | Н  | Н  | L                 | Н                 | High Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L              | L  | Χ  | L                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )   | Write               | Active (I <sub>CC</sub> )  |
| L              | L  | Х  | Н                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High Z  | Write               | Active (I <sub>CC</sub> )  |
| L              | L  | Х  | L                 | Н                 | Data in (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High Z  | Write               | Active (I <sub>CC</sub> )  |


Note
31. The 'X' (Don't care) state for the Chip enable ( $\overline{\text{CE}}$ ) and Byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

| Speed (ns) | Ordering Code     | Package<br>Diagram | Package Type                  | Operating Range |
|------------|-------------------|--------------------|-------------------------------|-----------------|
| 45         | CY62136ESL-45ZSXI | 51-85087           | 44-pin TSOP Type II (Pb-free) | Industrial      |


## **Ordering Code Definitions**





# **Package Diagram**

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



# **Acronyms**

| Acronym | Description                             |  |  |
|---------|---|--|--|
| BLE     | Byte Low Enable                         |  |  |
| BHE     | Byte High Enable                        |  |  |
| CE      | Chip Enable                             |  |  |
| CMOS    | Complementary Metal Oxide Semiconductor |  |  |
| I/O     | Input/Output                            |  |  |
| OE      | Output Enable                           |  |  |
| SRAM    | Static Random Access Memory             |  |  |
| TSOP    | Thin Small Outline Package              |  |  |
| WE      | Write Enable                            |  |  |

## **Document Conventions**

## **Units of Measure**

| Symbol            | Unit of Measure |  |  |
|-------------------|-----------------|--|--|
| °C degree Celsius |                 |  |  |
| MHz               | megahertz       |  |  |
| μΑ                | microampere     |  |  |
| μS                | microsecond     |  |  |
| mA                | milliampere     |  |  |
| mm                | millimeter      |  |  |
| ns                | nanosecond      |  |  |
| Ω                 | ohm             |  |  |
| %                 | percent         |  |  |
| pF                | picofarad       |  |  |
| V                 | volt            |  |  |
| W                 | watt            |  |  |



# **Document History Page**

| Documen<br>Documen | Document Title: CY62136ESL MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM Document Number: 001-48147 |                    |                    |   |  |
|--------------------|--|--------------------|--------------------|---|--|
| Rev.               | ECN No.  | Orig. of<br>Change | Submission<br>Date | Description of Change   |  |
| **                 | 2615537  | VKN / PYRS         | 12/03/08           | New data sheet.   |  |
| *A                 | 2718906  | VKN                | 06/15/2009         | Post to external web.   |  |
| *B                 | 2944332  | VKN                | 06/04/2010         | Added Contents. Updated Electrical Characteristics: Added Note 9 and referred the same note in I <sub>SB2</sub> parameter. Updated Switching Characteristics: Added Note 16 and referred the same note in "Parameter" column. Updated Truth Table: Added Note 31 and referred the same note in "CE", "BHE" and "BLE" columns. Updated Package Diagram. Updated links in Sales, Solutions, and Legal Information.  |  |
| *C                 | 3126445  | RAME               | 01/03/2011         | Changed all table notes to footnotes in all instances across the document.  Added Acronyms and Units of Measure.  Added Ordering Code Definitions.  Updated to new template,  |  |
| *D                 | 3283711  | RAME               | 06/15/2011         | Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated to new template.   |  |
| *E                 | 3499186  | TAVA               | 01/17/2012         | Updated Product Portfolio.<br>Updated Package Diagram.  |  |
| *F                 | 3874351  | NILE               | 01/18/2013         | Updated Package Diagram: spec 51-85087 – Changed revision from *D to *E.  |  |
| *G                 | 4019657  | MEMJ               | 06/04/2013         | Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition "4.5 $\leq$ V <sub>CC</sub> $\leq$ 5.5, I <sub>OH</sub> = -0.1 mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 8 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition "4.5 $\leq$ V <sub>CC</sub> $\leq$ 5.5, I <sub>OH</sub> = -0.1 mA". |  |
| *H                 | 4100920  | VINI               | 08/21/2013         | Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column. Updated to new template.   |  |
| *1                 | 4540548  | VINI               | 10/28/2014         | Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential". Updated Electrical Characteristics: Updated Note 8. Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 29 and referred the same note in Figure 8.  |  |
| *J                 | 4575393  | VINI               | 11/20/2014         | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Waveforms: Updated Figure 5 (Added shading to BHE/BLE in the waveform).   |  |

Document Number: 001-48147 Rev. \*L



# **Document History Page** (continued)

|      | Document Title: CY62136ESL MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM<br>Document Number: 001-48147 |                    |                    |   |  |
|------|---|--------------------|--------------------|---|--|
| Rev. | ECN No.   | Orig. of<br>Change | Submission<br>Date | Description of Change   |  |
| *K   | 5059123   | NILE               | 12/21/2015         | Update Thermal Resistance: Changed value of $\Theta_{JA}$ parameter corresponding to 44-pin TSOP II package from 77 °C/W to 57 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to 44-pin TSOP II package from 13 °C/W to 17 °C/W. Updated to new template. Completing Sunset Review. |  |
| *L   | 5978618   | AESATMP9           | 11/29/2017         | Updated logo and copyright.   |  |

Document Number: 001-48147 Rev. \*L



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu PS<sub>0</sub>C cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.