

## N-channel 650 V, 0.71 Ω typ., 5.5 A MDmesh<sup>™</sup> M2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### Features

Order code	VDS	R <sub>DS(on)</sub> max.	ΙD
STF9HN65M2	650 V	0.82 Ω	5.5 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh<sup>™</sup> M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STF9HN65M2	9HN65M2	TO-220FP	Tube

October 2015

DocID027606 Rev 3

www.st.com

This is information on a product in full production.

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
ID <sup>(1)</sup>	Drain current (continuous) at $T_C = 25 \text{ °C}$	5.5	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 100 °C	3.5	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	22	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \text{ °C}$	20	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, $T_c$ = 25 °C)	2500	V
T <sub>stg</sub>	Storage temperature	- 55 to 150	
Tj	Max. operating junction temperature	150	

#### Notes:

 $^{\left( 1\right) }$  Limited only by maximum temperature allowed.

 $^{\left( 2\right) }$  Pulse width limited by safe operating area.

 $^{(3)}$  Isp  $\leq 5.5$  A, di/dt  $\leq 400$  A/µs; Vps  $_{peak}$  < V(BR)pss, Vpp = 80% V(BR)pss

 $^{(4)}$  V<sub>DS</sub>  $\leq 520$  V

#### Table 3: Thermal data

Symbol	Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max.	6.25	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max.	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	1.0	А
Eas	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V)	105	mJ



## 2 Electrical characteristics

(Tc = 25 °C unless otherwise specified).

Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	650			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 650 V$			1	μA
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>C</sub> = 125 °C			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$		0.71	0.82	Ω

Table 6: Dynamic						
Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	325	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, \text{ f} = 1 \text{ MHz}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = 0 \text{ V} \text{ to } 520 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ f = 1  MHz  open drain		16	-	pF
Crss	Reverse transfer capacitance			0.85	-	pF
Coss eq. <sup>(1)</sup>	Equivalent output capacitance			109	-	pF
Rg	Intrinsic gate resistance			5.6	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 5 A, V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge behavior")		11.5	-	nC
Q <sub>gs</sub>	Gate-source charge			2.5	-	nC
$Q_{gd}$	Gate-drain charge		-	5	-	nC

#### Notes:

 $^{(1)}$  Coss  $_{eq.}$  is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 325 \text{ V}, \text{ I}_D = 2.5 \text{ A R}_G = 4.7 \Omega,$ $V_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	7.5	-	ns
tr	Rise time		-	4.6	-	ns
t <sub>d(off)</sub>	Turn-off- delay time		-	24	-	ns
t <sub>f</sub>	Fall time		-	14.5	-	ns

Table 7: Switching times

4/13
------



#### Electrical characteristics


	Table 8: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		5.5	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		22	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = 5 A$	-		1.6	V
trr	Reverse recovery time		-	268		ns
Qrr	Reverse recovery charge	$I_{SD} = 5 \text{ A}$ , di/dt = 100 A/µs, $V_{DD} = 60 \text{ V}$ (see Figure 16: "Test circuit for inductive load antitability and diada reasonate times.")	-	1.7		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")		12.5		A
trr	Reverse recovery time		-	408		ns
Q <sub>rr</sub>	Reverse recovery charge	$I_{SD} = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, V_{DD} = 60 \text{ V},$ $T_j = 150 ^\circ\text{C}  (see Figure 16: "Test circuit for inductive load switching and diode$	-	2.6		μC
Irrm	Reverse recovery current	recovery times")	-	13		А


#### Notes:


 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width is limited by safe operating area.

 $^{(2)}$ Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.














#### **Electrical characteristics**










57

### 3 Test circuits










### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 4.1 TO-220FP package information



DocID027606 Rev 3

57

10/13

Dim.

А

В

D

Е

F

F1

F2

G

G1

Н

L2

L3

L4

L5

L6

L7

Dia

#### Package information

2.7

2.75

0.7

1

1.70

1.70

5.2

2.7

10.4

30.6

10.6

3.6

16.4

9.3

3.2

Table 9: TO-220FP pa	ckage mechanical data			
mm				
Min.	Тур.	Max.		
4.4		4.6		

16

2.5

2.5

0.45

0.75

1.15

1.15

4.95

2.4

10

28.6

9.8

2.9

15.9

9

3



## 5 Revision history

Table 10: Document revision history

\_\_\_\_\_

Date	Revision	Changes
11-Mar-2015	1	Initial release.
23-Apr-2015	2	Document status promoted to 'Production data'.
05-Oct-2015	3	Updated the title in cover page and $V_{\text{DS}}$ parameter in the table of features.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

