

STD47N10F7AG

Automotive-grade N-channel 100 V, 12.5 mΩ typ., 45 A, STripFET™ F7 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STD47N10F7AG	100 V	18 mΩ	45 A	60 W



- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STD47N10F7AG	47N10F7	DPAK	Tape and reel

Contents STD47N10F7AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15



Downloaded from Arrow.com.

STD47N10F7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	100	V	
V _{GS}	Gate-source voltage	±20	V	
	Drain current (continuous) at T _C = 25 °C			
l _D	Drain current (continuous) at T _C = 100 °C	32	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)		Α	
Ртот	Total dissipation at $T_C = 25 ^{\circ}C$ 60		W	
TJ	Operating junction temperature range		°C	
T _{stg}	Storage temperature range	-55 to 175		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.5	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb 50		C/VV

Notes:

⁽¹⁾Pulse width is limited by safe operating area

 $^{^{(1)}}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	100			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$			10	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 22.5 A		12.5	18	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1640	-	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	360	-	pF
Crss	Reverse transfer capacitance	VG3 = 0 V	-	25	-	pF
Qg	Total gate charge	te charge $V_{DD} = 50 \text{ V}, I_D = 45 \text{ A},$		25	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see <i>Figure 14: "Test</i>	-	5.1	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior")	-	12.2	-	nC

⁽¹⁾Defined by design, not subject to production test.

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 22.5 \text{ A},$	ı	15	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	ı	17	ı	ns
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	24	-	ns
t f	Fall time	and Figure 18: "Switching time waveform")	-	8	-	ns

Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		45	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		180	Α
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 45 \text{ A}$	ı		1.1	V
t _{rr}	Reverse recovery time	$I_{SD} = 45 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	53		ns
Qrr	Reverse recovery charge	V _{DD} = 80 V, T _J = 150 °C (see <i>Figure 15: "Test circuit for</i>	-	67		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	1	2.5		А

Notes:

⁽¹⁾Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics AM16109v1 ID(A)VGS=10V 160 9۷ 140 120 8V 100 7V 80 60 6V 40 20 5V VDs(V)










6/16 DocID027183 Rev 3


STD47N10F7AG Electrical characteristics





RDS(on) (norm) | D=22.5A | VGS=10 V | 1.5 | 1 | 0.5 | 0 | -75 -50 -25 | 0 | 25 | 50 | 75 | 100 | 125 | TJ(°C)







DocID027183 Rev 3

7/16

Test circuits STD47N10F7AG

3 Test circuits




Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

14 VGD

14 VGD

15 VGD

16 CONST

100 Ω OVG

17 VGD

18 VGD

18 VGD

18 VGD

18 VGD


18 VGD


18 VGD


19 VGD

10 VGD

Figure 15: Test circuit for inductive load switching and diode recovery times







8/16 DocID027183 Rev 3

4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



DocID027183 Rev 3 9/16

4.1 DPAK (TO-252) type A2 package information

Figure 19: DPAK (TO-252) type A2 package outline




577

Table 8: DPAK (TO-252) type A2 mechanical data

	Table 0. DI AIT (10-232	, type Az moonamoar ac	<u> </u>
Dim.		mm	
Diiii.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 20: DPAK (TO-252) type A2 recommended footprint (dimensions are in mm)




Downloaded from Arrow.com.

STD47N10F7AG Package information

4.2 DPAK (TO-252) packing information

Figure 21: DPAK (TO-252) tape outline





A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 22: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

Table 3. DI AN (10 202) tape and reel mechanical data					
	Tape			Reel	
Dim.	n	nm	Dim.	n	nm
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Downloaded from Arrow.com.

STD47N10F7AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes	
23-Feb-2015	1	First release	
17-Jun-2015	2	Updated Section 4: Package mechanical data.	
17-3011-2013	2	Minor text changes	
		Updated title and features on cover page.	
01-Feb-2017	3	Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics".	
		Minor text changes	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

