

STL100N12F7

N-channel 120 V, 6.3 mΩ typ., 100 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max}	ΙD	Ртот	
STL100N12F7	120 V	$7.5~\text{m}\Omega$	100 A	136 W	

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL100N12F7	100N12F7	PowerFLAT™ 5x6	Tape and reel

August 2016 DocID026425 Rev 5 1/14

Contents STL100N12F7

Contents

1	Electrical ratings				
2	Electric	al characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	cuits	8		
4	Packag	e information	9		
	4.1	PowerFLAT™ 5x6 type C package information	9		
	4.2	PowerFLAT™ 5x6 type C packing information	11		
5	Revisio	n history	13		



STL100N12F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	120	V	
V _G s	Gate-source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _c = 25 °C	100	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	71	Α	
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed) 400			
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C 18			
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	13	Α	
I _{DM} (3)(2)	Drain current (pulsed) 72			
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	136 W		
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C 4.8		W	
TJ	Operating junction temperature range			
T _{stg}	Storage temperature range	-55 to 175		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.5	°C/W

Notes:

 $^{(1)}$ When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 s.

 $^{^{(1)}\}text{This}$ value is rated according to $R_{\text{thj-c}}.$

⁽²⁾Pulse width limited by safe operating area.

 $[\]ensuremath{^{(3)}}\mbox{This}$ value is rated according to $R_{\mbox{\scriptsize thj-pcb}}.$

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	120			V
	Zero gate voltage	$V_{GS} = 0, V_{DS} = 120 \text{ V}$			1	μΑ
I _{DSS}	drain current	$V_{GS} = 0$, $V_{DS} = 120 \text{ V}$, $T_{C} = 125 \text{ °C } ^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 9 A		6.3	7.5	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3300	1	pF
Coss	Output capacitance	$V_{GS} = 0$, $V_{DS} = 60$ V, $f = 1$ MHz	-	1380	ı	pF
Crss	Reverse transfer capacitance	V65 - 6, V55 - 66 V, I - I Will IZ	-	25	-	pF
Qg	Total gate charge	V _{DD} = 60 V, I _D = 18 A,	-	46	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	18	ı	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	10	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 60 V, I _D = 9 A,	-	25	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	12.6	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times" and Figure 18: "Switching time waveform")	-	38	-	ns
t _f	Fall time	,	-	20	-	ns

Downloaded from Arrow.com.

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.


Table 7: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0, I _{SD} = 18 A	-	-	1.2	V
t _{rr}	Reverse recovery time		1	73		ns
Qrr	Reverse recovery charge	I _{SD} = 18 A, di/dt = 100 A/µs V _{DD} = 96 V (see <i>Figure 15: "Test circuit for inductive load switching and diode</i>	-	142		nC
IRRM	Reverse recovery current	recovery times")	-	3.9		А


Notes:


 $^{^{(1)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s,}$ duty cycle 1.5%


2.2 Electrical characteristics (curves)











6/14

STL100N12F7 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG270520161045VTH 1.1 I_D = 250 μA 1.0 0.9 0.8 0.7 0.6 0.5 -75 175 125 T_i (°C) 75

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG270520161046RON

(norm.)

2.2

V_{GS} = 10 V

1.8


1.4


1.0

0.6

0.2

-75 -25 25 75 125 175 T_j (°C)





Test circuits STL100N12F7

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 N D.U.T.


VGS 1 KΩ 1 KΩ 1 KΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







577

8/14 DocID026425 Rev 5

STL100N12F7 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 type C package information




Table 8: PowerFLAT™ 5x6 type C package mechanical data

	le 8: PowerFLA1 ···· 5x6 ty	mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

STL100N12F7 Package information




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

PowerFLAT™ 5x6 type C packing information 4.2

P2 2.0±0.1 (1) Po 4.0±0.1 (II) (0.30±0.05) Do Ø1.55±0.05 D1 Ø1.5 MI<u>N</u> F(6.50±0.1)(III) W(12.00±0.3) Ao(6.30±0.1) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs (II) Cumulative tolerance of 10 sprocket holes is $\pm~0.20$. (III)Measured from centerline of sprocket hole to centerline of pocket.

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

8234350_Tape_rev_C

Package information STL100N12F7

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



577

STL100N12F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
16-Jul-2015	1	Initial release.
03-Aug-2015	2	Updated section: Package information.
10-May-2016	3	Updated Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode". Updated Section 6.1: "PowerFLAT™ 5x6 type C package information". Minor text changes.
27-May-2016	4	Added: Section 4.1: "Electrical characteristics (curves)". Minor text changes.
29-Aug-2016	5	Modified: Figure 2: "Safe operating area" Datasheet promoted from preliminary data to production data Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

