

### STH52N10LF3-2AG

# Automotive-grade N-channel 100 V, 15 mΩ typ., 52 A STripFET™ F3 Power MOSFET in H²PAK-2 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD
STH52N10LF3-2AG	100 V	20 mΩ	52 A

- Designed for automotive applications and AEC-Q101 qualified
- Conduction losses reduced
- Low profile, very low parasitic inductance, high current package

### **Applications**

• Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using STripFET  $^{\text{TM}}$  F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STH52N10LF3-2AG	52N10LF3	H²PAK-2	Tape and reel

March 2016 DocID029153 Rev 1 1/16

Contents STH52N10LF3-2AG

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	H <sup>2</sup> PAK-2 package mechanical data	10
	4.2	H <sup>2</sup> PAK-2 packing information	13
5	Revisio	n history	15



STH52N10LF3-2AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	±20	V
1-	Drain current (continuous) at T <sub>case</sub> = 25 °C	52	А
l <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	37	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	208	Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	110	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	250	mJ
T <sub>stg</sub>	Storage temperature range	55 to 175	°C
Tj	Operating junction temperature range	-55 to 175	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.36	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35	C/VV

#### Notes:

 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>T_j \le 25~^{\circ}C,~I_D=10~A,~V_{DD}=40~V$ 

<sup>&</sup>lt;sup>(1)</sup> When mounted on a 1-inch² FR-4 board, 2oz Cu.

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified).

Table 4: Static

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$ $T_{j}= 125 \text{ °C} \text{ (1)}$			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1		2.5	V
D	Static drain course on registance	$V_{GS} = 10 \text{ V}, I_D = 26 \text{ A}$		15	20	m0
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 26 A		17	26	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1900	-	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	295	1	pF
$C_{rss}$	Reverse transfer capacitance	VG3 — V	-	7.5	1	
$Q_g$	Total gate charge	$V_{DD} = 80 \text{ V}, I_D = 52 \text{ A},$	-	18.5	-	
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 5 V (see Figure 14: "Test circuit for gate charge	-	9	ı	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	7	-	

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 26 A	ı	15	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	90	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	ı	100	-	ns
t <sub>f</sub>	Fall time	times")	-	95	-	

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		52	Α
I <sub>SDM</sub> <sup>(1)</sup>					208	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 52 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 52 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	45		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V (see Figure 15: "Test circuit for inductive load	-	65		nC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	2.7		А


#### Notes:


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.


 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)

Figure 3: Thermal impedance GIPD250320161129ZTH δ=0.5 0.2 0.1 10-0.05  $Z_{th}=k^*R_{thj}=\delta$ 0.02 0.01 Single pulse 10<sup>-2</sup> 10-4 10<sup>-3</sup> 10<sup>-2</sup> t<sub>p</sub> (s)







6/16

STH52N10LF3-2AG Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub> GIPD250320161136VTH
(norm.)

1.3

1.1

0.9

0.7

0.5

0.3

-75


-25


25

75

125

T<sub>j</sub> (°C)





Test circuits STH52N10LF3-2AG

### 3 Test circuits





Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 1 kΩ 100 nF D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







<u>77</u>

8/16 DocID029153 Rev 1

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.




DocID029153 Rev 1 9/16

Package information STH52N10LF3-2AG

# 4.1 H<sup>2</sup>PAK-2 package mechanical data

Figure 19: H<sup>2</sup>PAK-2 package outline




10/16 DocID029153 Rev 1

Table 8: H<sup>2</sup>PAK-2 package mechanical data

	mm			
Dim.	Min.	Тур.	Max.	
Α	4.30		4.80	
A1	0.03		0.20	
С	1.17		1.37	
е	4.98		5.18	
Е	0.50		0.90	
F	0.78		0.85	
Н	10.00		10.40	
H1	7.40		7.80	
L	15.30	-	15.80	
L1	1.27		1.40	
L2	4.93		5.23	
L3	6.85		7.25	
L4	1.5		1.7	
M	2.6		2.9	
R	0.20		0.60	
V	0°		8°	

Figure 20: H<sup>2</sup>PAK-2 recommended footprint



STH52N10LF3-2AG Package information

## 4.2 H<sup>2</sup>PAK-2 packing information

Figure 21: Tape outline





Figure 22: Reel outline



5//

DocID029153 Rev 1

13/16

Table 9: Tape and reel mechanical data

	Таре			Reel	
Dim.	m	nm	Dim.	m	m
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qı	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

STH52N10LF3-2AG Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
25-Mar-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

