


Datasheet

N-channel 600 V, 38 m Ω typ., 56 A MDmesh DM9 Power MOSFET in a TO-220 package









Product status link STP60N043DM9

Product summary				
Order code STP60N043DM9				
Marking	60N043DM9			
Package	TO-220			
Packing	Tube			

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STP60N043DM9	600 V	43 mΩ	56 A

- · Fast-recovery body diode
- Worldwide best R_{DS(on)} per area among silicon-based fast recovery devices
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely dv/dt ruggednes

Applications

- · Power supplies and converters
- · LLC resonant converter

Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh DM9 technology, suitable for medium/high voltage MOSFETs featuring very low $R_{DS(on)}$ per area coupled with a fast-recovery diode. The silicon-based DM9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The fast-recovery diode featuring very low recovery charge (Q_{rr}) , time (t_{rr}) and $R_{DS(on)}$ makes this fast-switching super-junction Power MOSFET tailored for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	56	A
ID.	Drain current (continuous) at T _C = 100 °C	35	
I _{DM} ⁽²⁾	Drain current (pulsed)	175	А
P _{TOT}	Total power dissipation at T _C = 25 °C	245	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	120	V/ns
di/dt ⁽³⁾	Peak diode recovery current slope	1300	A/µs
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	120	V/ns
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range	-55 to 150	°C

- 1. Referred to TO-247 package.
- 2. Pulse width limited by safe operating area.
- 3. $I_{SD} \le 28 \text{ A}$, V_{DS} (peak) $< V_{(BR)DSS}$, $V_{DD} = 400 \text{ V}$.
- 4. $V_{DS} \le 400 \ V$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.51	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_J max.)	6	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	775	mJ

DS13931 - Rev 1 page 2/12



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
1	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V			5	μА
I _{DSS}		V_{GS} = 0 V, V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			200	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.5	4.0	4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 28 A		38	43	mΩ

^{1.} Specified by design, not tested in production.

Table 5. Dynamic characteristics

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 400 V, f = 1 MHz, V _{GS} = 0 V	-	4675	-	pF
C _{oss}	Output capacitance	VDS - 400 V, 1 - 1 WH12, VGS - 0 V	-	82	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 400 V, $V_{GS} = 0$ V f = 1 MHz, open drain		729	-	pF
R _G	Intrinsic gate resistance			0.78	-	Ω
Qg	Total gate charge	V _{DD} = 400 V, I _D = 28 A, V _{GS} = 0 to 10 V		78.6	-	nC
Q _{gs}	Gate-source charge	(see Figure 15. Test circuit for gate charge behavior)	-	29	-	nC
Q _{gd}	Gate-drain charge		-	20	-	nC

^{1.} $C_{\text{oss eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(v)}$	Voltage delay time	V _{DD} = 400 V, I _D = 28 A,	-	34	-	ns
$t_{r(v)}$	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	29	-	ns
t _{f(i)}	Current fall time	(see Figure 16. Test circuit for inductive load switching and diode recovery times	-	48	-	ns
$t_{c(off)}$	Crossing time off	and Figure 17. Turn-off switching time waveform on inductive load)		10	-	ns
$t_{d(v)}$	Current delay time	V _{DD} = 400 V, I _D = 28 A,		75	-	ns
t _{r(i)}	Current rise time	R_G = 4.7 Ω , V_{GS} = 10 V (see Figure 16. Test circuit for inductive load switching and diode recovery times	-	3.5	-	ns
t _{f(v)}	Voltage fall time		-	9	-	ns
t _{c(on)}	Crossing time on	and Figure 18. Turn-on switching time waveform on inductive load)		38	-	ns

DS13931 - Rev 1 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		56	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		175	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 56 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 56 A, di/dt = 100 A/μs,	-	170		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	1.22		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 56 A, di/dt = 100 A/μs,	-	237		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_J = 150 ^{\circ}\text{C}$	-	2.68		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)		20.5		Α


^{1.} Pulse width is limited by safe operating area.

DS13931 - Rev 1 page 4/12

^{2.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%.



2.1 **Electrical characteristics (curves)**









Figure 3. Typical output characteristics I_D (A) GADG090220221040OCH 180 V_{GS} = 9, 10 V 8 V 150 120 90 60 30 6 V 12 $\overline{V}_{DS}(V)$







page 5/12 Downloaded from Arrow.com.



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Typical reverse diode forward characteristics



DS13931 - Rev 1 page 6/12



3 Test circuits

Figure 13. Unclamped inductive load test circuit

Figure 14. Unclamped inductive waveform

V_{(BR)DSS}

V_{DD}

V_{DD}

AM01472v1

Figure 15. Test circuit for gate charge behavior


OVDD


RL


100 Ω

D.U.T.

AM01469v10







DS13931 - Rev 1 page 7/12





4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-220 type A package information

Figure 19. TO-220 type A package outline





DS13931 - Rev 1

Downloaded from Arrow.com.



Table 8. TO-220 type A package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS13931 - Rev 1 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
16-Feb-2022	1	First release.

DS13931 - Rev 1 page 10/12





Contents

1	Elec	ctrical ratings	2			
2	Elec	ctrical characteristics	3			
	2.1	Electrical characteristics (curves)	5			
3	Test	circuits	7			
4	Package information					
	4.1	TO247-4 package information	8			
Re	vision	history	10			



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS13931 - Rev 1 page 12/12