# **Voltage Regulator** - Dual, Low I<sub>Q</sub>, Low Dropout, Dual Input

# 300 mA

The NCP154 is 300 mA, Dual Output Linear Voltage Regulator that offers two independent input pins and provides a very stable and accurate voltage with ultra low noise and very high Power Supply Rejection Ratio (PSRR) suitable for RF applications. The device doesn't require any additional noise bypass capacitor to achieve ultra low noise performance. In order to optimize performance for battery operated portable applications, the NCP154 employs the Adaptive Ground Current Feature for low ground current consumption during light-load conditions.

#### **Features**

- Operating Input Voltage Range: 1.9 V to 5.25 V
- Two Independent Input Voltage Pins
- Two Independent Output Voltage (for detail please refer to Ordering Information)
- Low IQ of typ. 55 μA per Channel
- High PSRR: 75 dB at 1 kHz
- Very Low Dropout: 140 mV Typical at 300 mA
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 μF Ceramic Output Capacitor
- Available in XDFN8 1.2 × 1.6 mm Package
- Active Output Discharge for Fast Output Turn-Off
- These are Pb-free Devices

#### **Typical Applications**

- Smartphones, Tablets
- Wireless Handsets, Wireless LAN, Bluetooth®, ZigBee® Interfaces
- Other Battery Powered Applications




Figure 1. Typical Application Schematic




# ON Semiconductor®

http://onsemi.com



XDFN8, 1.2x1.6 CASE 711AS

#### **PIN CONNECTIONS**



#### MARKING DIAGRAM



X = Specific Device Code

M = Date Code

= Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 17 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

# **Table 1. PIN FUNCTION DESCRIPTION**

Pin No.	Pin Name	Description
1	GND	Power supply ground. Soldered to the copper plane allows for effective heat dissipation.
2	OUT1	Regulated output voltage of the first channel. A small 1 $\mu F$ ceramic capacitor is needed from this pin to ground to assure stability.
3	OUT2	Regulated output voltage of the second channel. A small 1 $\mu$ F ceramic capacitor is needed from this pin to ground to assure stability.
4	GND	Power supply ground. Soldered to the copper plane allows for effective heat dissipation.
5	EN2	Driving EN2 over 0.9 V turns-on OUT2. Driving EN below 0.4 V turns-off the OUT2 and activates the active discharge.
6	IN2	Inputs pin for second channel. It is recommended to connect 1 µF ceramic capacitor close to the device pin.
7	IN1	Inputs pin for first channel. It is recommended to connect 1 µF ceramic capacitor close to the device pin.
8	EN1	Driving EN1 over 0.9 V turns-on OUT1. Driving EN below 0.4 V turns-off the OUT1 and activates the active discharge.
_	EP	Exposed pad must be tied to ground. Soldered to the copper plane allows for effective thermal dissipation.

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	$V_{\rm IN1}, V_{\rm IN2}$	–0.3 V to 6 V	V
Output Voltage	V <sub>OUT1</sub> , V <sub>OUT2</sub>	-0.3 V to V <sub>IN</sub> + 0.3 V or 6 V	V
Enable Inputs	V <sub>EN1</sub> , V <sub>EN2</sub>	-0.3 V to V <sub>IN</sub> + 0.3 V or 6 V	V
Output Short Circuit Duration	t <sub>sc</sub>	Indefinite	s
Maximum Junction Temperature	T <sub>J(MAX)</sub>	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2,000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
   This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# Table 3. THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN8 1.2 × 1.6 mm,			°C/W
Thermal Resistance, Junction-to-Air	$\theta_{\sf JA}$	160	

3. Single component mounted on 1 oz, FR4 PCB with 645 mm<sup>2</sup> Cu area.

### **Table 4. ELECTRICAL CHARACTERISTICS**

 $(-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}; \text{V}_{\text{IN}} = \text{V}_{\text{OUT}(\text{NOM})} + 1 \text{ V or 2.5 V, whichever is greater; V}_{\text{EN}} = 0.9 \text{ V, I}_{\text{OUT}} = 1 \text{ mA, C}_{\text{IN}} = \text{C}_{\text{OUT}} = 1 \text{ }\mu\text{F.}$  Typical values are at T<sub>J</sub> =  $+25^{\circ}\text{C}$ . Min/Max values are specified for T<sub>J</sub> =  $-40^{\circ}\text{C}$  and T<sub>J</sub> =  $85^{\circ}\text{C}$  respectively.) (Note 4)

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage			Vin	1.9		5.25	V
0 1 11/11 4		V <sub>OUT</sub> > 2 V	.,	-2		+2	%
Output Voltage Accuracy	–40°C ≤ T <sub>J</sub> ≤ 85°C	V <sub>OUT</sub> ≤ 2 V	Vout	-60		+60	mV
Line Regulation	$Vout + 0.5 V \le Vin \le 5 V$	•	Reg <sub>LINE</sub>		0.02	0.1	%/V
Load Regulation	IOUT = 1 mA to 300 mA		Reg <sub>LOAD</sub>		15	40	mV
		V <sub>OUT(nom)</sub> = 1.5 V			360	470	mV
		V <sub>OUT(nom)</sub> = 1.8 V			335	390	mV
5		V <sub>OUT(nom)</sub> = 2.7 V	1 .,		165	275	mV
Dropout Voltage (Note 5)	I <sub>OUT</sub> = 300 mA	V <sub>OUT(nom)</sub> = 2.8 V	<b>V</b> DO		160	270	mV
		V <sub>OUT(nom)</sub> = 3.0 V	1		150	260	mV
		V <sub>OUT(nom)</sub> = 3.3 V			140	250	mV
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(nom)</sub>		ICL		400		mA
	IOUT = 0 mA, EN1=V <sub>IN</sub> , EN2=0V or EN2=V <sub>IN</sub> , EN1=0V		lq		55	100	μΑ
Quiescent Current	IOUT1 = IOUT2 = 0 mA, V <sub>EN1</sub> = V <sub>EN2</sub> = V <sub>IN</sub>		lq		110	200	μΑ
Shutdown current (Note 6)	$Ven \le 0.4 \text{ V}, V_{IN} = 5.25 \text{ V}$		Idis		0.1	1	μΑ
EN Pin Threshold Voltage High Threshold Low Threshold	VEN Voltage increasing VEN Voltage decreasing		VEN_HI VEN_LO	0.9		0.4	V
EN Pin Input Current	VEN = VIN = 5.25 V	VEN = VIN = 5.25 V			0.3	1.0	μА
Power Supply Rejection Ratio	$V_{IN} = V_{OUT+1} V \text{ for } V_{OUT} > 2 \text{ V}, V_{IN} = 2.5 \text{ V},$ for $V_{OUT} \le 2 \text{ V}, I_{OUT} = 10 \text{ mA}$		PSRR		75		dB
Output Noise Voltage	f = 10 Hz to 100 kHz		Vn		75		$\mu V_{rms}$
Active Discharge Resistance	V <sub>IN</sub> = 4 V, V <sub>EN</sub> < 0.4 V		R <sub>DIS</sub>		50		Ω
Thermal Shutdown Temperature	Temperature increasing from T <sub>J</sub> = +25°C		Tsd		160		°C
Thermal Shutdown Hysteresis	Temperature falling from Ts	Tsdh	-	20	-	°C	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
 Characterized when V<sub>OUT</sub> falls 100 mV below the regulated voltage at V<sub>IN</sub> = V<sub>OUT(NOM)</sub> + 1 V.

<sup>6.</sup> Shutdown Current is the current flowing into the IN pin when the device is in the disable state.

#### TYPICAL CHARACTERISTICS


1.85



1.84 V<sub>OUT</sub>, OUTPUT VOLTAGE (V) 1.83 1.82  $I_{OUT} = 1 \text{ mA}$ 1.81 1.80  $I_{OUT} = 300 \text{ mA}$ 1.79 1.78  $V_{IN} = 2.8 \text{ V}$ 1.77  $V_{OUT} = 1.8 V$ 1.76  $C_{IN} = C_{OUT} = 1 \mu F$ 1.75 -40 -25 -10 5 20 35 65 80 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 3. Output Voltage vs. Temperature –  $V_{OUT} = 1.0 V$ 

Figure 4. Output Voltage vs. Temperature –  $V_{OUT} = 1.0 V$ 







Figure 5. Output Voltage vs. Temperature - $V_{OUT} = 1.0 V$ 

Figure 6. Output Voltage vs. Temperature - $V_{OUT} = 1.0 V$ 







Figure 7. Ground Current vs. Output Current


Figure 8. Quiescent Current vs. Input Voltage



0.10 0.08 0.06 0.04 0.02 -0.02 -0.04  $V_{IN} = 2.5 V$ -0.06 V<sub>OUT</sub> = 1.0 V -0.08 $C_{IN} = C_{OUT} = 1 \mu F$ -0.10-40 -25 -10 5 20 35 65 80 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 9. Quiescent Current vs. Temperature

Figure 10. Line Regulation vs. Temperature –  $V_{OUT} = 1.0 \text{ V}$ 







Figure 11. Line Regulation vs. Temperature –  $V_{OUT} = 3.3 \text{ V}$ 

Figure 12. Load Regulation vs. Temperature –  $V_{OUT} = 1.0 \text{ V}$ 






Figure 13. Load Regulation vs. Temperature –  $V_{OUT} = 3.3 \text{ V}$ 

Figure 14. Dropout Voltage vs. Output Current  $-V_{OUT} = 3.3 \text{ V}$ 




Figure 15. Dropout Voltage vs. Temperature




Figure 16. Dropout Voltage vs. Output Voltage




Figure 17. Current Limit vs. Temperature




Figure 18. Short Circuit Current vs. **Temperature** 




Figure 19. Short Circuit Current vs. Input Voltage




Figure 20. Disable Current vs. Temperature




Figure 21. Enable Thresholds vs. Temperature




Figure 22. Current to Enable Pin vs. Temperature




Figure 23. Discharge Resistivity vs. Temperature




Figure 24. Power Supply Rejection Ratio, V<sub>OUT</sub> = 1.0 V




Figure 25. Power Supply Rejection Ratio,  $V_{OUT} = 3.3 \text{ V}$ 






Figure 26. Output Capacitor ESR vs. Output
Current




	RMS Output Noise (μV)			
I <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	40.83	40.27		
10 mA	36.03	35.38		
150 mA	36.54	35.97		
300 mA	37.05	36.48		

Figure 27. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 1.0 V,  $C_{OUT}$  = 1  $\mu F$ 



	RMS Output Noise (μV)			
I <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	77.84	77.28		
10 mA	71.71	70.48		
150 mA	71.95	70.88		
300 mA	72.71	71.67		

Figure 28. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 1.8 V,  $C_{OUT}$  = 1  $\mu F$ 



	RMS Output Noise (μV)			
l <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	119.7	117.87		
10 mA	113.47	111.47		
150 mA	113.84	112.05		
300 mA	115.95	114.03		

Figure 29. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 30. Enable Turn-on Response –  $V_{OUT}$  = 1.0 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 31. Enable Turn-on Response –  $V_{OUT}$  = 1.0 V,  $C_{OUT}$  = 4.7  $\mu F$ 




Figure 32. Enable Turn-on Response –  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 33. Enable Turn-on Response –  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 4.7  $\mu F$ 




Figure 34. Line Transient Response – Rising Edge,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 10 mA




Figure 35. Line Transient Response – Falling Edge, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 10 mA




Figure 36. Line Transient Response– Rising Edge, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 300 mA




Figure 37. Line Transient Response– Falling Edge, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 300 mA




Figure 38. Line Transient Response– Rising Edge,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 10 mA, COUT = 4.7  $\mu F$ 




Figure 39. Line Transient Response– Falling Edge,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 10 mA,  $C_{OUT}$  = 4.7  $\mu F$ 




Figure 40. Load Transient Response – 1.0 V – Rising Edge, I<sub>OUT1</sub> = 100 μA to 300 mA




Figure 41. Load Transient Response – 1.0 V – Falling Edge, I<sub>OUT1</sub> = 300 mA to 100 μA




Figure 42. Load Transient Response – 1.0 V – Rising Edge, I<sub>OUT1</sub> = 1 mA to 300 mA




Figure 43. Load Transient Response – 1.0 V – Falling Edge, I<sub>OUT1</sub> = 300 mA to 1 mA




Figure 44. Load Transient Response – 1.0 V – Rising Edge, I<sub>OUT1</sub> = 50 mA to 300 mA




Figure 45. Load Transient Response – 1.0 V – Falling Edge, I<sub>OUT1</sub> = 300 mA to 50 mA




Figure 46. Load Transient Response – 3.3 V – Rising Edge, I<sub>OUT1</sub> = 100 μA to 300 mA




Figure 47. Load Transient Response – 3.3 V – Falling Edge,  $I_{OUT1}$  = 300 mA to 100  $\mu$ A




Figure 48. Load Transient Response – 3.3 V – Rising Edge, I<sub>OUT1</sub> = 1 mA to 300 mA




Figure 49. Load Transient Response – 3.3 V – Falling Edge, I<sub>OUT1</sub> = 300 mA to 1 mA




Figure 50. Load Transient Response – 3.3 V – Rising Edge, I<sub>OUT1</sub> = 50 mA to 300 mA




Figure 51. Load Transient Response – 3.3 V – Falling Edge, I<sub>OUT1</sub> = 300 mA to 50 mA




Figure 52. Enable Turn-Off – V<sub>OUT</sub> = 1.0 V




Figure 53. Enable Turn-Off – V<sub>OUT</sub> = 3.3 V




Figure 54. Turn-on/off - Slow Rising V<sub>IN</sub>




Figure 55. Short Circuit and Thermal Shutdown

#### General

The NCP154 is a dual output high performance 300 mA Low Dropout Linear Regulator. This device delivers very high PSRR (75 dB at 1 kHz) and excellent dynamic performance as load/line transients. In connection with low quiescent current this device is very suitable for various battery powered applications such as tablets, cellular phones, wireless and many others. Each output is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design. The NCP154 device is housed in XDFN-8 1.6 mm x 1.2 mm package which is useful for space constrains application.

### Input Capacitor Selection (CIN)

It is recommended to connect at least a 1  $\mu$ F Ceramic X5R or X7R capacitor as close as possible to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the min. or max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes. Larger input capacitor may be necessary if fast and large load transients are encountered in the application.

#### Output Decoupling (C<sub>OUT</sub>)

The NCP154 requires an output capacitor for each output connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1  $\mu F$  and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP154 is designed to remain stable with minimum effective capacitance of 0.33  $\mu F$  to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias.

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the  $C_{OUT}$  but the maximum value of ESR should be less than 3  $\Omega$ . Larger output capacitors and lower ESR could improve the load transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

## **Enable Operation**

The NCP154 uses the dedicated EN pin for each output channel. This feature allows driving outputs separately.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage  $V_{OUT}$  is pulled to GND through a 50  $\Omega$  resistor. In the disable state the device consumes as low as typ. 10 nA from the  $V_{IN}$ .

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP154 regulates the output voltage and the active discharge transistor is turned-off.

The both EN pin has internal pull-down current source with typ. value of 300 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

#### **Output Current Limit**

Output Current is internally limited within the IC to a typical 400 mA. The NCP154 will source this amount of current measured with a voltage drops on the 90% of the nominal  $V_{OUT}$ . If the Output Voltage is directly shorted to ground ( $V_{OUT} = 0$  V), the short circuit protection will limit the output current to 520 mA (typ). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration. This protection works separately for each channel. Short circuit on the one channel do not influence second channel which will work according to specification.

#### **Thermal Shutdown**

When the die temperature exceeds the Thermal Shutdown threshold ( $T_{SD}$  –  $160^{\circ}$ C typical), Thermal Shutdown event is detected and the affected channel is turn–off. Second channel still working. The channel which is overheated will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ( $T_{SDU}$  –  $140^{\circ}$ C typical). Once the device temperature falls below the  $140^{\circ}$ C the appropriate channel is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking. The long duration of the short circuit condition to some output channel could cause turn–off other output when heat sinking is not enough and temperature of the other output reach  $T_{SD}$  temperature.

#### **Power Dissipation**

As power dissipated in the NCP154 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP154 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125^{\circ}C - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP154 for given application conditions can be calculated from the following equations:

$$\begin{split} P_D &\approx \left(V_{IN1} \cdot I_{GND1}\right) + \left(V_{IN2} \cdot I_{GND2}\right) + \\ &+ I_{OUT1}\!\!\left(V_{IN1} - V_{OUT1}\right) + I_{OUT2}\!\!\left(V_{IN2} - V_{OUT2}\right) \end{split} \tag{eq. 2}$$




Figure 56.  $\theta_{JA}$  vs. Copper Area (XDFN-8)

#### **Reverse Current**

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that  $V_{OUT} > V_{IN}$ . Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

#### **Power Supply Rejection Ratio**

The NCP154 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range  $100~\rm kHz-10~MHz$  can be tuned by the selection of  $C_{OUT}$  capacitor and proper PCB layout.

#### Turn-On Time

The turn–on time is defined as the time period from EN assertion to the point in which  $V_{OUT}$  will reach 98% of its nominal value. This time is dependent on various application conditions such as  $V_{OUT(NOM)}$ ,  $C_{OUT}$ ,  $T_A$ .

#### **PCB Layout Recommendations**

To obtain good transient performance and good regulation characteristics place input and output capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad should be tied the shortest path to the GND pin.

**Table 5. ORDERING INFORMATION** 

Device	Voltage Option* (OUT1/OUT2)	Marking	Package	Shipping <sup>†</sup>		
NCP154MX280280TAG	2.8 V / 2.8 V	DA				
NCP154MX180280TAG	1.8 V / 2.8 V	DC		7		
NCP154MX330180TAG	3.3 V / 1.8 V	DD	1			
NCP154MX300180TAG	3.0 V / 1.8 V	DE	1			
NCP154MX330280TAG	3.3 V / 2.8 V	DF	1			
NCP154MX330330TAG	3.3 V / 3.3 V	DG	1	1		
NCP154MX330300TAG	3.3 V / 3.0 V	DH	1	3000 / Tape & Reel		
NCP154MX300300TAG	3.0 V / 3.0 V	DJ	XDFN-8 (Pb-Free)			
NCP154MX100180TAG	1.0 V / 1.8 V	DK				
NCP154MX150280TAG	1.5 V / 2.8 V	DL				
NCP154MX180290TAG	1.8 V / 2.9 V	DM				
NCP154MX180300TAG	1.8 V / 3.0 V	DN				
NCP154MX280270TAG	2.8 V / 2.7 V	DP				
NCP154MX310310TAG	3.1 V / 3.1 V	DQ				
NCP154MX330285TAG	3.3 V / 2.85 V	DR				
NCP154MX180270TAG	1.8 V / 2.7 V	DT				

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of ZigBee Alliance.


<sup>\*</sup>Contact factory for other voltage options. Output voltage range 1.0 V to 3.3 V with step 50 mV.




XDFN8 1.6x1.2, 0.4P CASE 711AS ISSUE D


**DATE 08 DEC 2015** 








**DETAIL B** OPTIONAL CONSTRUCTION





- DIMENSIONING AND TOLERANCING PER DIMENSIONING AND TOLEHANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.300	0.375	0.450	
A1	0.000	0.025	0.050	
b	0.130	0.180	0.230	
D	1.500	1.600	1.700	
D2	1.200	1.300	1.400	
Е	1.100	1.200	1.300	
E2	0.200	0.300	0.400	
е	0.40 BSC			
L	0.150	0.200	0.250	
L1	0.000	0.050	0.100	

#### **GENERIC** MARKING DIAGRAM\*



XX = Specific Device Code


= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

#### **RECOMMENDED MOUNTING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON87768E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	XDFN8, 1.6X1.2, 0.4P		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent\_Marking.pdf">www.onsemi.com/site/pdf/Patent\_Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

onsemi Website: www.onsemi.com