



Complementary N- and P-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY							
	V _{DS} (V)	$r_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ.)			
N-Channel	40	0.037 at V _{GS} = 10 V	8	26			
		0.046 at $V_{GS} = 4.5 \text{ V}$	8	20			
P-Channel	- 40	0.040 at $V_{GS} = -10 \text{ V}$	- 8	25.5			
		0.050 at $V_{GS} = -4.5 \text{ V}$	- 8	25.5			


FEATURES

- TrenchFET® Power MOSFET
- 100 % UIS Tested




APPLICATIONS

- · Backlight Inverter for LCD Display
- Full Bridge DC/DC Converter







N-Channel MOSFET

P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted							
Parameter	Symbol	N-Channel	P-Channel	Unit			
Drain-Source Voltage	V _{DS}	40 - 40		V			
Gate-Source Voltage	V _{GS}	± 20		V			
	T _C = 25 °C		8 ^a	- 8 ^a			
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C] ,	8 ^a	- 8 ^a			
Continuous Diam Current (1) = 100 °C)	T _A = 25 °C	l _D	8 ^{a, b, c}	- 8 ^{a, b, c}			
	T _A = 70 °C]	7 ^{b, c}	- 7.4 ^{b, c}			
Pulsed Drain Current (10 µs Pulse Width)		I _{DM}	30	- 30	Α		
Source-Drain Current Diode Current	T _C = 25 °C	I _S	8 ^a	- 8 ^a			
Source-Drain Current blode Current	T _A = 25 °C	'S	4.3 ^{b, c}	- 4.6 ^{b, c}			
Pulsed Source-Drain Current		I _{SM}	30	- 30			
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	7	15			
Single Pulse Avalanche Energy	L=0.11IIII	E _{AS}	2.45	11.25	mJ		
	T _C = 25 °C		10.8	24			
Maximum Power Discination	T _C = 70 °C	P _D	6.9	15.3	W		
Maximum Power Dissipation	T _A = 25 °C	l 'D	5.2 ^{b, c}	5.6 ^{b, c}	VV		
	T _A = 70 °C		3.3 ^{b, c}	3.6 ^{b, c}			
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to	°C				

THERMAL RESISTANCE RATINGS								
			N-Channel		P-Channel			
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient ^{b, d}	t ≤ 10 s	R _{thJA}	20	24	18	22	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	9.4	11.5	4.3	5.2	C/VV	

Notes:

- a. Package Limited.b. Surface Mounted on 1" x 1" FR4 Board.
- d. Maximum under Steady State conditions is 60 °C/W (N-Channel) and 52 °C/W (P-Channel).

Document Number: 73989 S-80109-Rev. B, 21-Jan-08

Vishay Siliconix



Parameter	Symbol	Test Conditions	· · · · · · · · · · · · · · · · · · ·	Min.	Typ. ^a	Max.	Unit	
Static							<u> </u>	
Durin Course Burnslateurs Vallana		$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	40			.,	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V, } I_{D} = -250 \mu\text{A}$	P-Ch	- 40			V	
V Tamanayatuwa Confficient	A) (/T	I _D = 250 μA	N-Ch		44		mV/°C	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = - 250 μA	P-Ch		- 41			
V Tamanantus Ocafficiant	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	N-Ch		- 5.5			
V _{GS(th)} Temperature Coefficient		I _D = - 250 μA	P-Ch		4.3			
	1,,	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	1.4		2.5	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	- 1.4		- 2.7		
Cata Badu Laskana	1	V _{DS} = 0 V, V _{GS} = ± 20 V	N-Ch			100	nA	
Gate-Body Leakage	I _{GSS}		P-Ch			- 100		
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch			1		
Zara Cata Valtaga Drain Current		V _{DS} = - 40 V, V _{GS} = 0 V	P-Ch			- 1	μΑ	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C	N-Ch			10		
		$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	P-Ch			- 10		
b		$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	10			A	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	- 10				
Drain-Source On-State Resistance ^b	r _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	N-Ch		0.0305	0.037	Ω	
		V _{GS} = - 10 V, I _D = - 5 A	P-Ch		0.030	0.040		
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	N-Ch		0.037	0.046		
		$V_{GS} = -4.5 \text{ V}, I_D = -4 \text{ A}$	P-Ch		0.036	0.050		
	9fs	$V_{DS} = 15 \text{ V}, I_{D} = 5 \text{ A}$	N-Ch		22			
Forward Transconductance ^b		V _{DS} = - 15 V, I _D = - 5 A	P-Ch		20		S	
Dynamic ^a					l			
Innut Conscitones			N-Ch		640			
Input Capacitance	C _{iss}	N-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ P-Channel	P-Ch		1555		pF	
Output Capacitance	C _{oss}		N-Ch		73			
- Carpat Capacitation			P-Ch		176			
Reverse Transfer Capacitance	C _{rss}	V _{DS} = - 20 V, V _{GS} = 0 V, f = 1 MHz	N-Ch		41			
<u> </u>			P-Ch		142			
	Q_{g}	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5 \text{ A}$	N-Ch		11.7	20		
Total Gate Charge		$V_{DS} = -20 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -5 \text{ A}$	P-Ch		38.5	60		
		N-Channel	N-Ch		5.3	9.0	nC	
	Q _{gs}	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	P-Ch N-Ch		17 1.9	27		
Gate-Source Charge		5 6 1	P-Ch		4.2			
	Q _{gd}	P-Channel $V_{DS} = -20 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -5 \text{ A}$	N-Ch		1.7		1	
Gate-Drain Charge		v _{DS} - 20 v, v _{GS} - 4.5 v, i _D = 3 A	P-Ch		7.0		1	
Cata Desistana	Б	4 4 5 4 1 -	N-Ch		2.2		Ω	
Gate Resistance	R _g	t = 1 MHz	P-Ch		3.0			



Vishay Siliconix

SPECIFICATIONS T _J = 25 °C, unless otherwise noted										
Parameter	Symbol	Test Conditions			Typ. ^a	Max.	Unit			
Dynamic ^a										
Turn-On Delay Time	t _{d(on)}	N-Channel	N-Ch P-Ch		9 10	18 20				
Rise Time	t _r	$V_{DD} = 20 \text{ V}, R_L = 4 \Omega$ $I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	N-Ch P-Ch		11 14	20 25				
Turn-Off Delay Time	t _{d(off)}	P-Channel $V_{DD} = -20 \text{ V, } R_{I} = 4 \Omega$	N-Ch P-Ch		14 36	25 60	ns			
Fall Time	t _f	$I_{D} \cong -5 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	N-Ch P-Ch		8	16 20				
Turn-On Delay Time	t _{d(on)}	N-Channel	N-Ch P-Ch		18	30 80				
Rise Time	t _r	V_{DD} = 20 V, R_L = 4 Ω $I_D \cong 5$ A, V_{GEN} = 4.5 V, R_g = 1 Ω	N-Ch P-Ch		14	25 110				
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch P-Ch		14	25 60				
Fall Time	t _f	$V_{DD} = -20 \text{ V, } R_L = 4 \Omega$ $I_D \cong -5 \text{ A, } V_{GEN} = -4.5 \text{ V, } R_g = 1 \Omega$	N-Ch P-Ch		10	20				
Drain-Source Body Diode Characteristic	l CS		1 011		10					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	N-Ch P-Ch			8 - 8				
Pulse Diode Forward Current ^a	I _{SM}		N-Ch P-Ch			30 - 30	Α			
Body Diode Voltage	V _{SD}	I _S = 2 A	N-Ch		0.805	1.2	V			
, ,	GD.	I _S = - 2 A	P-Ch		- 0.76	- 1.2				
Body Diode Reverse Recovery Time	t _{rr}		N-Ch P-Ch		19 22	30 40	ns			
Body Diode Reverse Recovery Charge	Q _{rr}	N-Channel $I_F = 2 \text{ A}$, di/dt = 100 A/ μ s, $T_J = 25 ^{\circ}\text{C}$	N-Ch P-Ch		14 22	25 40	nC			
Reverse Recovery Fall Time	t _a	P-Channel	N-Ch P-Ch		13					
Reverse Recovery Rise Time	t _b	$I_F = -2 \text{ A, di/dt} = -100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	N-Ch		6		ns			
	I		P-Ch		7					

Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing. b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

Vishay Siliconix



N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Q_q - Total Gate Charge (nC)


Gate Charge

On-Resistance vs. Junction Temperature







N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage







Single Pulse Power, Junction-to-Case



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



V_{DS} - Drain-to-Source Voltage (V)


 * V $_{GS}$ > minimum V $_{GS}$ at which $r_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient


Vishay Siliconix

VISHAY


N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




$$\begin{split} &V_{DS}\text{ - Drain-to-Source Voltage (V)}\\ ^{\star}V_{GS}>&\min\text{minimum }V_{GS}\text{ at which }r_{DS(on)}\text{ is specified}\\ \textbf{Safe Operating Area, Junction-to-Case} \end{split}$$




Current Derating**, Junction-to-Case



Power Derating, Junction-to-Case




Current Derating**, Junction-to-Ambient




Power Derating, Junction-to-Ambient

^{**} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix




P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




V_{DS} - Drain-to-Source Voltage (V)


Output Characteristics



On-Resistance vs. Drain Current




I_D - Drain Current (A)




V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)


Capacitance









P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




Threshold Voltage




Single Pulse Power, Junction-to-Case



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




* V_{GS} > minimum V_{GS} at which $r_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient

Vishay Siliconix


VISHAY

P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




* V_{GS} > minimum V_{GS} at which r_{DS(on)} is specified


Safe Operating Area, Junction-to-Case




Current Derating**, Junction-to-Case



Power Derating, Junction-to-Case



Current Derating**, Junction-to-Ambient




Power Derating, Junction-to-Ambient

^{**} The power dissipation P_D is based on $T_{J(max)}=150\,^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Vishay Siliconix

P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73989.

Document Number: 73989 S-80109-Rev. B, 21-Jan-08

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.