

VND5E050J-E VND5E050K-E

Double channel high side driver for automotive applications

Features

Max supply voltage	V_{CC}	41V
Operating voltage range	V_{CC}	4.5 to 28V
Max On-State resistance (per ch.)	R _{ON}	50 m $Ω$
Current limitation (typ)	I _{LIMH}	27 A
Off-state supply current	Is	2 μA ⁽¹⁾

^{1.} Typical value with all loads connected.

■ General

- Inrush current active management by power limitation
- Very low standby current
- 3.0V CMOS compatible inputs
- Optimized electromagnetic emissions
- Very low electromagnetic susceptibility
- In compliance with the 2002/95/EC european directive

■ Diagnostic functions

- Open Drain status output
- On-state open-load detection
- Off-state open-load detection
- Output short to Vcc detection
- Overload and short to ground (power limitation) indication
- Thermal shutdown indication

Protections

- Undervoltage shutdown
- Overvoltage clamp
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Over temperature shutdown with auto restart (thermal shutdown)
- Reverse battery protected (see Figure 32)
- Electrostatic discharge protection



Applications

All types of resistive, inductive and capacitive loads

Description

The VND5E050J-E and VND5E050K-E are double channel high-side drivers manufactured in the ST proprietary VIPower M0-5 technology and housed in the tiny PowerSSO-12 and PowerSSO-24 packages.

The VND5E050J-E and VND5E050K-E are designed to drive automotive grounded loads delivering protection, diagnostics and easy 3V and 5V CMOS-compatible interface with any microcontroller.

The devices integrate advanced protective functions such as load current limitation, inrush and overload active management by power limitation, over temperature shut-off with auto-restart and over-voltage active clamp.

A dedicated active low digital status pin is associated with every output channel in order to provide Enhanced diagnostic functions including fast detection of overload and short-circuit to ground, over temperature indication, short-circuit to V_{CC} diagnosis and on & off-state open-load detection.

The diagnostic feedback of the whole device can be disabled by pulling the STAT_DIS pin up, thus allowing wired-ORing with other similar devices.

September 2013 Doc ID 14472 Rev 4 1/40

Contents VND5E050K-E

Contents

1	Bloc	ck diagram and pin description	5
2	Elec	trical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	9
	2.4	Waveforms	5
	2.5	Electrical characteristics curves	9
3	Арр	lication information	2
	3.1	GND protection network against reverse battery 2	2
		3.1.1 Solution 1: resistor in the ground line (RGND only)	2
		3.1.2 Solution 2: diode (DGND) in the ground line	3
	3.2	Load dump protection	3
	3.3	MCU I/Os protection	3
	3.4	Open-load detection in off-state	4
	3.5	Maximum demagnetization energy (VCC = 13.5V)	5
4	Pacl	kage and PCB thermal data2	6
	4.1	PowerSSO-12 thermal data	6
	4.2	PowerSSO-24 thermal data	9
5	Pacl	kage and packing information	2
	5.1	ECOPACK® packages 3	2
	5.2	PowerSSO-12 package information	2
	5.3	PowerSSO-24 package information	4
	5.4	PowerSSO-12 packing information 3	6
	5.5	PowerSSO-24 packing information	7
6	Orde	er codes	8
7	Revi	ision history	9



VND5E050K-E List of tables

List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (VCC = 13V; Tj = 25°C)	9
Table 7.	Status pin (V _{SD} =0V)	10
Table 8.	Protections	10
Table 9.	Openload detection (8V <v<sub>CC<18V)</v<sub>	10
Table 10.	Logic input	11
Table 11.	Truth table	13
Table 12.	Electrical transient requirements (part 1/3)	14
Table 13.	Electrical transient requirements (part 2/3)	14
Table 14.	Electrical transient requirements (part 3/3)	14
Table 15.	PowerSSO-12 thermal parameters	28
Table 16.	PowerSSO-24 thermal parameters	31
Table 17.	PowerSSO-12 mechanical data	33
Table 18.	PowerSSO-24™ mechanical data	35
Table 20	Document revision history	39



List of figures VND5E050K-E

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Status timings	12
Figure 5.	Output voltage drop limitation	12
Figure 6.	Switching characteristics	13
Figure 7.	Normal operation	15
Figure 8.	Undervoltage shutdown	
Figure 9.	Overload or Short to GND	
Figure 10.	Intermittent Overload	
Figure 11.	Open-load with external pull-up	
Figure 12.	Open-load without external pull-up	
Figure 13.	Short to V _{CC}	
Figure 14.	T _{.I} evolution in overload or short to GND	
Figure 15.	Off-state output current	
Figure 16.	High level input current	
Figure 17.	Input clamp voltage	
Figure 18.	Input high level	
Figure 19.	Input low level	
Figure 20.	Low level STAT_DIS current	
Figure 21.	On-state resistance vs T _{case}	
Figure 21.	High level STAT_DIS current	
Figure 23.	On-state resistance vs V _{CC} .	
Figure 23.	Low level input current	
	I _{LIM} vs T _{case}	
Figure 25.	Turn-On voltage slope	
Figure 26.	Undervoltage shutdown	
Figure 27.	Turn-Off voltage slope	
Figure 28.	STAT_DIS clamp voltage	
Figure 29.		
Figure 30.	High level STAT_DIS voltage	
Figure 31.	Low level STAT_DIS voltage	
Figure 32.	Application schematic	
Figure 33.	Open-load detection in off-state	
Figure 34.	Maximum turn-off current versus inductance (for each channel)	
Figure 35.	PowerSSO-12 PC board	
Figure 36.	Rthj-amb Vs. PCB copper area in open box free air condition (one channel on)	
Figure 37.	PowerSSO-12 thermal impedance junction ambient single pulse (one channel on)	
Figure 38.	Thermal fitting model of a double channel HSD in PowerSSO-12	
Figure 39.	PowerSSO-24 PC board	
Figure 40.	Rthj-amb Vs. PCB copper area in open box free air condition (one channel on)	
Figure 41.	PowerSSO-24 thermal impedance junction ambient single pulse (one channel on)	
Figure 42.	Thermal fitting model of a double channel HSD in PowerSSO-24	
Figure 43.	PowerSSO-12 package dimensions	
Figure 44.	PowerSSO-24 package dimensions	
Figure 45.	PowerSSO-12 tube shipment (no suffix)	
Figure 46.	PowerSSO-12 tape and reel shipment (suffix "TR")	
Figure 47.	PowerSS0-24 tube shipment (no suffix)	
Figure 48.	PowerSSO-24 tape and reel shipment (suffix "TR")	37

1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V _{CC}	Battery connection.
OUTPUTn	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUTn	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
STATUSn	Open drain digital diagnostic pin.
STAT_DIS	Active high CMOS compatible pin, to disable the STATUS pin.

 $TAB = V_{CC}$ OUTPUT1
OUTPUT1 V_{CC} [GND. □ OUTPUT1 N.C. V_{cc}
OUTPUT 1 GND -12 STAT_DIS OUTPUT1 111 STAT_DIS 2 OUTPUT1
OUTPUT1 INPUT1 10 OUTPUT 1 INPUT 1 STATUS 1 3 STATUS1 9 OUTPUT 2 OUTPUT2
OUTPUT2 4 ı N.C. 5 I 6 L i 8 OUTPUT 2 STATUS2 STATUS 2 OUTPUT2
OUTPUT2 N.C. ___ V_{cc} INPUT 2 INPUT2 OUTPUT2 N.C. OUTPUT2 V_{CC} $\mathsf{TAB} = \mathsf{V}_\mathsf{CC}$ PowerSSO-24 PowerSSO-12


Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Status	N.C.	Output	Input	STAT_DIS		
Floating	Х	Χ	Х	Х	Х		
To ground	Not allowed	Х	Not allowed	Through 10KΩ resistor	Through 10KΩ resistor		

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
- V _{CC}	Reverse DC supply voltage	0.3	V
- I _{GND}	DC reverse ground pin current	200	mΑ
I _{OUT}	DC output current	Internally limited	Α
- I _{OUT}	Reverse DC output current	15	Α
I _{IN}	DC input current	+10 / -1	mA
I _{STAT}	DC status current	+10 / -1	mA
I _{STAT_DIS}	DC status disable current	+10 / -1	mA
E _{MAX}	Maximum switching energy (L=3 mH; $R_L=0\Omega$; $V_{bat}=13.5V$; $T_{jstart}=150^{\circ}C$; $I_{OUT}=I_{limL}(Typ.)$)	104	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge		
	(Human Body Model: R=1.5KΩ; C=100pF)		
	- Input	4000	V
V _{ESD}	- Status	4000	V
	- STAT_DIS	4000	V
	- Output	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	- 55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Va	Unit	
Symbol	Farameter	PowerSSO-12	PowerSSO-24	Oille
R _{thj-case}	Thermal resistance junction-case (max.) (with one channel ON)	2.8	2.8	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (max.)	See Figure 36	See Figure 40	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8 V<V $_{CC}$ <28 V; -40 $^{\circ}C$ <T $_{j}$ <150 $^{\circ}C$, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
R _{ON}	On-state resistance ⁽²⁾	I _{OUT} =2A; T _j =25°C I _{OUT} =2A; T _j =150°C I _{OUT} =2A; V _{CC} =5V; T _j =25°C			50 100 65	$m\Omega$ $m\Omega$
V _{clamp}	Clamp voltage	I _S =20mA	41	46	52	V
IS	Supply current	Off-state; V_{CC} =13V; T_j =25°C; V_{IN} = V_{OUT} = 0V On-state; V_{CC} =13V; V_{IN} =5V; I_{OUT} =0A		2 ⁽¹⁾	5 ⁽¹⁾ 6	μA mA
I _{L(off1)}	Off-state output current ⁽²⁾	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; \\ T_{j}=25^{\circ}C \\ V_{IN}=V_{OUT}=0V; V_{CC}=13V; \\ T_{j}=125^{\circ}C$	0	0.01	3 5	μА
V _F	Output - V _{CC} diode voltage ⁽²⁾	-l _{OUT} =2 A; T _j =150°C			0.7	V

^{1.} PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 13V$; $T_j = 25^{\circ}C$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn- On delay time	$R_L = 6.5\Omega$ (see <i>Figure 6</i>)		20		μs
t _{d(off)}	Turn- Off delay time	$R_L = 6.5\Omega$ (see <i>Figure 6</i>)		40		μs
dV _{OUT} /dt _(on)	Turn- On voltage slope	$R_L = 6.5\Omega$		See Figure 26		V/µs
dV _{OUT} /dt _(off)	Turn- Off voltage slope	$R_L = 6.5\Omega$		See Figure 28		V/µs
W _{ON}	Switching energy losses during t _{won}	R_L = 6.5Ω (see <i>Figure 6</i>)		0.21		mJ
W _{OFF}	Switching energy losses during twoff	R_L = 6.5Ω (see <i>Figure 6</i>)		0.28		mJ

^{2.} For each channel.

Table 7. Status pin (V_{SD}=0V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
V _{STAT}	Status low output voltage	I _{STAT} =1.6 mA, V _{SD} =0V			0.5	V
I _{LSTAT}	Status leakage current	Normal Operation or $V_{SD}=5V$, $V_{STAT}=5V$			10	μΑ
C _{STAT}	Status pin input capacitance	Normal Operation or $V_{SD}=5V$, $V_{STAT}=5V$			100	pF
V _{SCL}		I _{STAT} = 1mA I _{STAT} = -1mA	5.5	-0.7	7	V V

Table 8. Protections (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	DC short circuit current	V _{CC} =13V;5V <v<sub>CC<28V</v<sub>	19	27	38 38	A A
I _{limL}	Short circuit current during thermal cycling	V_{CC} =13V T_R < T_j < T_{TSD}		7		Α
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
t _{SDL}	Status delay in overload conditions	T _j >T _{TSD} (see <i>Figure 4</i>)			20	μs
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} =2A; V _{IN} =0; L=6mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	I_{OUT} =0.1A; T_j = -40°C+150°C (see <i>Figure 5</i>)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Openload detection (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OL}	Openload on-state detection threshold	V _{IN} = 5V;	10		70	mA
t _{DOL(on)}	Openload on-state detection delay	I _{OUT} = 0A, V _{CC} =13V (see <i>Figure 4</i>)			200	μs

Table 9. Openload detection (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{POL}	Delay between input falling edge and status rising edge in open-load condition	I _{OUT} = 0A (see <i>Figure 4</i>)	200	500	1200	μs
V _{OL}	Openload off-state voltage detection threshold	V _{IN} = 0V;	2		4	٧
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn-off	See Figure 4	180		t _{POL}	μs
I _{L(off2)}	Off-state output current ⁽¹⁾	V _{IN} = 0V; V _{OUT} = 4V (see Section 3.4: Open-load detection in off-state)	-75		0	μΑ
td_vol	Delay response from output rising edge to status falling edge in open-load	V _{IN} = 0V; V _{OUT} = 4V			20	μs

^{1.} For each channel.

Table 10. Logic input

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{IL}	Input low level				0.9	V
I _{IL}	Low level input current	V _{IN} =0.9 V	1			μΑ
V _{IH}	Input high level		2.1			٧
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V _{ICL}	Input clamp voltage	I _{IN} = 1mA I _{IN} = -1mA	5.5	-0.7	7	V V
V _{SDL}	STAT_DIS low level voltage				0.9	V
I _{SDL}	Low level STAT_DIS current	V _{SD} = 0.9 V	1			μΑ
V _{SDH}	STAT_DIS high level voltage		2.1			V
I _{SDH}	High level STAT_DIS current	V _{SD} = 2.1 V			10	μΑ
V _{SD(hyst)}	STAT_DIS hysteresis voltage		0.25			V
V _{SDCL}	STAT_DIS clamp voltage	I _{SD} =1mA I _{SD} =-1mA	5.5	-0.7	7	V V

Figure 4. Status timings





Figure 5. Output voltage drop limitation






Figure 6. Switching characteristics

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} =0V) ⁽¹⁾
Normal operation	L	L	Н
Normal operation	Н	Н	Н
Over temperature	L	L	Н
Over temperature	Н	L	L
Undervoltege	L	L	Х
Undervoltage	Н	L	X
	Н	Х	Н
Overload and	"	(no power limitation)	"
short circuit to GND	Н	Cycling	L
		(power limitation)	
Output voltage > V	L	Н	L ⁽²⁾
Output voltage > V _{OL}	Н	Н	Н
Output aurrent	L	L	H ⁽³⁾
Output current < I _{OL}	Н	Н	L

If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

5/

^{2.} The STATUS pin is low with a delay equal to $t_{\mbox{\footnotesize DSTKON}}$ after INPUT falling edge.

^{3.} The STATUS pin becomes high with a delay equal to $t_{\mbox{\footnotesize{POL}}}$ after INPUT falling edge.

Table 12. Electrical transient requirements (part 1/3)

ISO 7637-2:	Test I	evels	Number of	Burst cy	cle/pulse	Delays and
2004(E) test pulse	III	IV	pulses or test times	repetition time		Impedance
1	-75V	-100V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37V	+50V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100V	-150V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75V	+100V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6V	-7V	1 pulse			100 ms, 0.01 Ω
5b ⁽¹⁾	+65V	+87V	1 pulse			400 ms, 2 Ω

^{1.} Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 13. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004(E)	Test level	results ⁽¹⁾
test pulse	III	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽²⁾	С	С

^{1.} The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.

Table 14. Electrical transient requirements (part 3/3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms

Figure 7. Normal operation




Figure 8. Undervoltage shutdown





Figure 9. Overload or Short to GND










Figure 11. Open-load with external pull-up





477

Doc ID 14472 Rev 4

17/40

Figure 13. Short to V_{CC}







Figure 14. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 15. Off-state output current









Figure 17. Input clamp voltage

Figure 18. Input high level








Figure 19. Input low level

Figure 20. Low level STAT_DIS current






577

Doc ID 14472 Rev 4

19/40

Figure 21. On-state resistance vs T_{case}

Figure 22. High level STAT_DIS current







Figure 23. On-state resistance vs V_{CC}

Figure 24. Low level input current







Figure 25. I_{LIM} vs T_{case}

Figure 26. Turn-On voltage slope







Figure 27. Undervoltage shutdown

Figure 28. Turn-Off voltage slope







Figure 29. STAT_DIS clamp voltage

Figure 30. High level STAT_DIS voltage







Figure 31. Low level STAT_DIS voltage



577

Doc ID 14472 Rev 4

21/40

3 Application information

45V +5V VCC VCC Photo STAT_DIS STATUS GND OUTPUT STATUS PGND

Figure 32. Application schematic

Note: Channel 2 has the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1. $R_{GND} \leq 600 \text{mV} / (I_{S(on)max})$.
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

$$\mathsf{P}_\mathsf{D} = (-\mathsf{V}_\mathsf{CC})^2/\mathsf{R}_\mathsf{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

577

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND} =1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μ C μ and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For $V_{CCpeak}\text{=}$ - 100V and $I_{latchup} \geq 20 mA; \ V_{OH\mu C} \geq 4.5 V$

 $5k\Omega \leq R_{prot} \leq 180k\Omega.$

Recommended values: $R_{prot} = 10k\Omega$.



3.4 Open-load detection in off-state

Off-state open-load detection requires an external pull-up resistor (R_{PU}) connected between output pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

- 1. no false open-load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin} ; this results in the following condition $V_{OUT}=(V_{PU}/(R_L+R_{PU}))R_L< V_{Olmin}$.
- 2. no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} V_{OLmax})/I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the Electrical Characteristics section.





Figure 33. Open-load detection in off-state

3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 34. Maximum turn-off current versus inductance (for each channel)



Note:

Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

57


Doc ID 14472 Rev 4

25/40

4 Package and PCB thermal data

4.1 PowerSSO-12 thermal data


Figure 35. PowerSSO-12 PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 36. R_{thj-amb} Vs. PCB copper area in open box free air condition (one channel on)







Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel on)

Equation 1: pulse calculation formula

$$\begin{split} Z_{TH\delta} &= R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where } \delta &= t_P / T \end{split}$$

Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 (a)



57

Doc ID 14472 Rev 4

27/40


a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. PowerSSO-12 thermal parameters

Area/island (cm ²)	Footprint	2	8
R1= R7 (°C/W)	0.7		
R2= R8 (°C/W)	2.8		
R3 (°C/W)	4		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1= C7 (W.s/°C)	0.001		
C2= C8 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

4.2 PowerSSO-24 thermal data


Figure 39. PowerSSO-24 PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 40. R_{thj-amb} Vs. PCB copper area in open box free air condition (one channel on)







Figure 41. PowerSSO-24 thermal impedance junction ambient single pulse (one channel on)

Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Figure 42. Thermal fitting model of a double channel HSD in PowerSSO-24 (b)



b. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 16. PowerSSO-24 thermal parameters

Area/island (cm ²)	Footprint	2	8
R1=R7 (°C/W)	0.4		
R2=R8 (°C/W)	2		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1=C7 (W.s/°C)	0.001		
C2=C8 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 PowerSSO-12 package information

Figure 43. PowerSSO-12 package dimensions




Table 17. PowerSSO-12 mechanical data

Ob. a l		Millimeters	
Symbol	Min.	Тур.	Max.
А	1.25		1.62
A1	0		0.1
A2	1.10		1.65
В	0.23		0.41
С	0.19		0.25
D	4.8		5.0
E	3.8		4.0
е		0.8	
Н	5.8		6.2
h	0.25		0.5
L	0.4		1.27
k	0°		8°
Х	1.9		2.5
Y	3.6		4.2
ddd			0.1

5.3 PowerSSO-24 package information

Figure 44. PowerSSO-24 package dimensions




Table 18. PowerSSO-24™ mechanical data

Oh al		Millimeters	
Symbol	Min	Тур	Max
Α			2.45
A2	2.15		2.35
a1	0		0.1
b	0.33		0.51
С	0.23		0.32
D	10.10		10.50
E	7.4		7.6
е		0.8	
e3		8.8	
F		2.3	
G			0.1
Н	10.1		10.5
h			0.4
k	0°		8°
L	0.55		0.85
0		1.2	
Q		0.8	
S		2.9	
Т		3.65	
U		1.0	
N			10°
Х	4.1		4.7
Y	6.5		7.1

5.4 PowerSSO-12 packing information

Figure 45. PowerSSO-12 tube shipment (no suffix)





Figure 46. PowerSSO-12 tape and reel shipment (suffix "TR")



5.5 PowerSSO-24 packing information

Figure 47. PowerSS0-24 tube shipment (no suffix)





Figure 48. PowerSSO-24 tape and reel shipment (suffix "TR")



Order codes VND5E050K-E

6 Order codes

Table 19. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-12	VND5E050J-E	VND5E050JTR-E
PowerSSO-24	VND5E050K-E	VND5E050KTR-E

VND5E050K-E Revision history

7 Revision history

Table 20. Document revision history

Date	Revision	Changes	
04-Feb-2008	1	Initial release.	
19-Jun-2009	2	Table 18: PowerSSO-24™ mechanical data: - Deleted A (min) value - Changed A (max) value from 2.47 to 2.45 - Changed A2 (max) value from 2.40 to 2.35 - Changed a1 (max) value from 0.075 to 0.1 - Added F row - Updated k row	
22-Jul-2009	3	Updated Figure 44: PowerSSO-24 package dimensions. Updated Table 18: PowerSSO-24™ mechanical data: - Deleted G1 row - Added O, Q, S, T and U rows	
19-Sep-2013	4	Updated Disclaimer	

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

