

FQB11N40 / FQI11N40

400V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, electronic lamp ballast based on half bridge.

Features

- 11.4A, 400V, $R_{DS(on)}$ = 0.48 Ω @V_{GS} = 10 V Low gate charge (typical 27 nC)
- Low Crss (typical 20 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQB11N40 / FQI11N40	Units
V _{DSS}	Drain-Source Voltage		400	V
I _D	Drain Current - Continuous (T _C = 25°C)		11.4	Α
	- Continuous (T _C = 100°C))	7.2	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	46	Α
V_{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	520	mJ
I _{AR}	Avalanche Current	(Note 1)	11.4	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	14.7	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V
P _D	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		147	W
	- Derate above 25°C		1.18	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.85	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

* When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	400			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C		0.42		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 400 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 320 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 5.7 A		0.38	0.48	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_{D} = 5.7 \text{ A}$ (Note 4)	7.6		S
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V,		1100	1400	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		180	240	pF
C _{rss}	Reverse Transfer Capacitance			20	30	pF
Switchi	ing Characteristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 200 V, I _D = 11.4 A,		30	70	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		100	210	ns
t _{d(off)}	Turn-Off Delay Time	9 -		60	130	ns
t _f	Turn-Off Fall Time	(Note 4,	5)	60	130	ns
Qg	Total Gate Charge	V _{DS} = 320 V, I _D = 11.4 A,		27	35	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		7.3		nC
Q _{gd}	Gate-Drain Charge	(Note 4,	5)	12.3		nC
D	D' la Olamania d'adia					
Drain-S	Source Diode Characteristics and Maximum Continuous Drain-Source Dic				11.4	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				46	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 11.4 A			1.5	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_S = 11.4 \text{ A,}$		240		ns
11	TOTOTOO TOOOVOLY TILLO	$dI_{F}/dt = 100 \text{ A/}\mu\text{s}$ (Note 4)	,	2-70		113

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 7mH, $I_{AS} = 11.4A$, $V_{DD} = 50V$, $R_{G} = 25 \Omega$, Starting $T_{J} = 25^{\circ}C$ 3. $I_{SD} \le 11.4A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting $T_{J} = 25^{\circ}C$ 4. Pulse Test : Pulse width $\le 300\mu s$, Duty cycle $\le 2\%$ 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. B, November 2001




©2001 Fairchild Semiconductor Corporation Rev. B, November 2001


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms DUT I_{SD o} Driver Same Type as DUT V_{DD} • dv/dt controlled by R_G • I_{SD} controlled by pulse period Gate Pulse Width V_{GS} Gate Pulse Period 10V (Driver) I_{FM} , Body Diode Forward Current I_{SD} di/dt (DUT) I_{RM} **Body Diode Reverse Current** V_{DS} (DUT) Body Diode Recovery dv/dt **Body Diode** Forward Voltage Drop





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	OPTOLOGIC™	SMART START™	VCX^{TM}
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
$CROSSVOLT^{TM}$	GlobalOptoisolator™	POP™	SuperSOT™-3	
DenseTrench™	GTO™	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench [®]	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E ² CMOS™	LittleFET™	QS™	TruTranslation™	
EnSigna™	MicroFET™	QT Optoelectronics™	TinyLogic™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SLIENT SWITCHER®	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.