

ON Semiconductor®

### FDD24AN06LA0

# N-Channel Logic Level PowerTrench $^{\mbox{\scriptsize B}}$ MOSFET 60V, 36A, 24m $\Omega$

#### **Features**

- $r_{DS(ON)} = 20m\Omega$  (Typ.),  $V_{GS} = 5V$ ,  $I_D = 36A$
- $Q_g(tot) = 16nC (Typ.), V_{GS} = 5V$
- · Low Miller Charge
- Low Q<sub>RR</sub> Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101 Formerly developmental type 83547

#### **Applications**

- Motor / Body Load Control
- · ABS Systems
- Powertrain Management
- · Injection Systems
- · DC-DC converters and Off-line UPS
- · Distributed Power Architectures and VRMs
- · Primary Switch for 12V and 24V systems

#### DRAIN (FLANGE)



TO-252AA FDD SERIES



### $\textbf{MOSFET Maximum Ratings} \ \, \text{$T_C$ = $25^{\circ}$C unless otherwise noted}$

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	60	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 10V$ )	40	А
	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 5V)	36	А
ID	Continuous ( $T_C = 100^{\circ}C$ , $V_{GS} = 5V$ )	25	А
	Continuous ( $T_A = 25^{\circ}C$ , $V_{GS} = 5V$ , $R_{\theta JA} = 52^{\circ}C/W$ )	7.1	А
	Pulsed	Figure 4	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	32	mJ
P <sub>D</sub>	Power dissipation	75	W
	Derate above 25°C	0.5	W/°C
$T_J, T_{STG}$	Operating and Storage Temperature	-55 to 175	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in <sup>2</sup> copper pad area	52	°C/W

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Package	Marking	and	<b>Orderina</b>	Information
			0.0.0	

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD24AN06LA0	FDD24AN06LA0	TO-252AA	330mm	16mm	2500 units

## **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Coi	nditions	Min	Тур	Max	Units
Off Chara	acteristics						
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS}$	s = 0V	60	-	-	V
I <sub>DSS</sub> Zero Gate Voltage Drain Current	Zara Cata Valta da Drain Current	$V_{DS} = 50V$		-	-	1	
	$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ	
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

#### **On Characteristics**

$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250\mu A$	1	-	2	V
r <sub>DS(ON)</sub> Drain to Source On Resistance	I <sub>D</sub> = 40A, V <sub>GS</sub> = 10V	-	0.016	0.019		
	Drain to Source On Resistance	$I_D = 36A, V_{GS} = 5V$	-	0.020	0.024	0
	$I_D = 36A, V_{GS} = 5V,$ $T_A = 175^{\circ}C$	-	0.047	0.056	22	

### **Dynamic Characteristics**

C <sub>ISS</sub>	Input Capacitance	V 05V V	$V_{DS} = 25V, V_{GS} = 0V,$		1850	-	pF
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> : f = 1MHz			180	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	I = IIVITZ		-	75	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$			16	21	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $V_{DD} = 30V$ $I_D = 36A$ $I_g = 1.0 \text{mA}$	-	1.8	2.4	nC	
	Gate to Source Gate Charge		-	6.3	-	nC	
Q <sub>gs</sub> Q <sub>gs2</sub>	Gate Charge Threshold to Plateau		-	4.5	-	nC	
$Q_{gd}$	Gate to Drain "Miller" Charge			-	5.0	-	nC

### Switching Characteristics $(V_{GS} = 5V)$


t <sub>ON</sub>	Turn-On Time		-	-	195	ns
t <sub>d(ON)</sub>	Turn-On Delay Time	$V_{DD} = 30V, I_{D} = 36A$ $V_{GS} = 5V, R_{GS} = 9.1\Omega$	-	12	-	ns
t <sub>r</sub>	Rise Time		-	118	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time		-	26	-	ns
t <sub>f</sub>	Fall Time		-	41	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	101	ns

### **Drain-Source Diode Characteristics**

V <sub>SD</sub>	I Source to Drain Diode Voltage	I <sub>SD</sub> = 36A	-	-	1.25	V
		I <sub>SD</sub> = 18A	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 36A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	34	ns
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD} = 36A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	30	nC

Notes: 1: Starting  $T_J = 25^{\circ}C$ ,  $L = 80\mu H$ ,  $I_{AS} = 28A$ .








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability








Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515









Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

### **Typical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

### **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $\mathsf{P}_{\mathsf{DM}}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21

defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared






Figure 21. Thermal Resistance vs Mounting Pad Area



www.onsemi.com

Wheatley.

#### SABER Electrical Model rev January 2004 template FDD24AN06LA0 n2,n1,n3 = m temp number m\_temp=25 electrical n2.n1.n3 var i iscl dp..model dbodymod = (isl=9.3e-12,rs=2.7e-3,ikf=0.9,trs1=1.5e-3,trs2=2e-7,cjo=6.2e-10,m=0.57,tt=1.2e-8,xti=1.2) dp..model dbreakmod = (rs=1.1,trs1=2.4e-3,trs2=-2e-5) dp..model dplcapmod = (cjo=4.9e-10,isl=10e-30,nl=10,m=0.58) m..model mmedmod = $(type=_n, vto=1.7, kp=2.2, is=1e-30, tox=1)$ m..model mstrongmod = (type=\_n,vto=2.04,kp=69,is=1e-30, tox=1) m..model mweakmod = $(type=_n, vto=1.45, kp=0.05, is=1e-30, tox=1, rs=0.1)$ LDRAIN sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-6.0,voff=-3.0) DPLCAP DRAIN sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3.0,voff=-6.0) 10 sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.4,voff=0.3) RI DRAIN €RSLC1 sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.4) c.ca n12 n8 = 4.7e-10RSLC2 ₹ c.cb n15 n14 = 8.7e-10ISCL c.cin n6 n8 = 1.75e-9 DBREAK I 50 dp.dbody n7 n5 = model=dbodymod **₹**RDRAIN 8 ESG 11 dp.dbreak n5 n11 = model=dbreakmod DBODY **EVTHRES** dp.dplcap n10 n5 = model=dplcapmod (<u>19</u>) 8 MWEAK EVTEMP spe.ebreak n11 n7 n17 n18 = 64.8 GATE RGATE MMED EBREAK spe.eds n14 n8 n5 n8 = 1 **■**MSTRC spe.egs n13 n8 n6 n8 = 1 **RLGATE** spe.esg n6 n10 n6 n8 = 1 LSOURCE CIN SOURCE spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 RSOURCE RLSOURCE i.it n8 n17 = 1RBREAK 14 13 17 I.lgate n1 n9 = 3.35e-9I.ldrain n2 n5 = 1.0e-9RVTEMP o S2B I.lsource n3 n7 = 2.46e-919 CA IT 14 res.rlgate n1 n9 = 33.5 VBAT EGS EDS res.rldrain n2 n5 = 10 res.rlsource n3 n7 = 24.6 **RVTHRES** m.mmed n16 n6 n8 n8 = model=mmedmod, temp=m\_temp, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, temp=m\_temp, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, temp=m\_temp, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=8.0e-4,tc2=-8.3e-7 res.rdrain n50 n16 = 3.8e-3, tc1=1.0e-2,tc2=3.7e-5 res.rgate n9 n20 = 3.42 res.rslc1 n5 n51 = 1e-6, tc1=4.5e-3,tc2=6.5e-6 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 8e-3, tc1=8e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-2.9e-3,tc2=-9.0e-6res.rvtemp n18 n19 = 1. tc1=-2.0e-3.tc2=1e-8sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/150))\*\* 2.5))



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative