


8-STAGE PRESETTABLE SYNCHRONOUS 8 BIT BINARY DOWN COUNTERS

- SYNCHRONOUS OR ASYNCHRONOUS PRESET
- MEDIUM -SPEED OPERATION : f_{CL} =3.6MHz (Typ.) at V_{DD} = 10V
- CASCADABLE
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
 I₁ = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

HCF40103B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. HCF40103B consists of an 8-stage synchronous down counter with a single output that is active when the internal count is zero. This device contains a single 8-bit binary counter. It has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO DETECT output are active-low logics. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/


PIN CONNECTION




ORDER CODES

PACKAGE	TUBE	T & R
DIP	HCF40103BEY	
SOP	HCF40103BM1	HCF40103M013TR

CE) input is high. The CARRY-OUT/ZERO DETECT (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET ENABLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET ENABLE (APE) input is low, data at the JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs J0-J7 represent a single 8 bit binary word. When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (255₁₀) regardless of the state of any other input. The precedent relationship between control input is indicated in the truth table. If all control



inputs are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 256 clock pulses long. **IINPUT EQUIVALENT CIRCUIT**




HCF40103B may be cascaded using the $\overline{\text{CI/CE}}$ input and the $\overline{CO/ZD}$ output, in either a synchronous or ripple mode.

PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1	CLOCK	Clock Input (LOW to HIGH edge triggered)
2	CLEAR	Asynchronous Master Reset Input (Active Low)
3	CI/CE	Terminal Enable Input
4, 5, 6, 7, 10, 11, 12, 13	J0 to J7	Jam Inputs
9	APE	Asynchronous Preset Enable Inputs(Active Low)
14	CO/ZD	Terminal Count Output (Active Low)
15	SPE	Synchronous Preset Enable Input (Active Low)
8	V _{SS}	Negative Supply Voltage
16	V _{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM




TRUTH TABLES


	CONTRO	L INPUTS		PRESET MODE			
CLR	APE	SPE	CI/CE	PRESET MODE	ACTION		
Н	Н	Н	Н		Inhibit Counter		
н	Н	Н	L	Synchronous	Count Down		
Н	Н	L	Х		Preset on Next Positive Clock Transition		
Н	L	Х	Х	Aavaabraaava	Preset Asynchronously		
L	Х	Х	Х	Asynchronous	Clear to Maximum Count		

X : Don't Care Clock connected to Clock input Synchronous Operation : changes occur on negative to positive clock transitions.


LOGIC DIAGRAM



LOGIC DIAGRAM FOR FLIP-FLOPS, FF0-FF7



TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +22	V
VI	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
li i	DC Input Current	± 10	mA
PD	Power Dissipation per Package	200	mW
CU.	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to $V_{\mbox{\scriptsize SS}}$ pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
VI	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

		Test Condition			Value								
Symbol	Parameter	v	vo	Ι _Ο (μΑ)	V _{DD}	T _A = 25°C			-40 to 85°C		-55 to 125°C		Unit
		(V)	(V)		(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
١L	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	μA
		0/20			20		0.08	100		3000		3000	
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95	/	V
		0/15		<1	15	14.95			14.95		14.95	S	
V _{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
Voltage	10/0		<1	10		0.05			0.05		0.05	V	
		15/0		<1	15		0.05			0.05	5	0.05	
VIH	High Level Input		0.5/4.5	<1	5	3.5			3.5	\sim	3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
VIL	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10		K	3		3		3	V
			13.5/1.5	<1	15	C	5	4		4		4	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		mA
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		ШA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mA
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μΑ
CI	Input Capacitance		Any In	put			5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V

$\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} (T_{amb} = 25^{\circ}\text{C}, \ C_{L} = 50\text{pF}, \ \text{R}_{L} = 200\text{K}\Omega, \ t_{f} = t_{f} = 20 \text{ ns})$

	_		Test Condition	١	Unit		
Symbol	Parameter	V _{DD} (V)		Min.	Тур.	Max.	
t _{PHL} t _{PLH}	Propagation Delay Time	5			300	600	
	Clock To Out	10			130	260	ns
		15			95	190	
t _{PHL} t _{PLH}	Propagation Delay Time	5			200	400	
	Carry In/counter Enable To	10			90	180	ns
	Output	15			65	130	
t _{PHL} t _{PLH}	Propagation Delay Time	5			650	1300	
	Asynchronous Preset	10			300	600	ns
	Enable To Output	15			200	400	
t _{PHL} t _{PLH}	Propagation Delay Time	5			375	750	
	Clear To Output	10		7	180	360	ns
		15			100	200	
t _{THL} t _{TLH}	Transition Time	5		\mathbf{O}^{-}	100	200	
		10			50	100	ns
		15	× 9, 1		40	80	
t _W	Clock Pulse Width	5	10,10	300	150		
		10		180	90		ns
		15	100	80	40		
t _W	Clear Pulse Width	5	00	320	160		
		10		160	80		ns
		15		100	50		
t _W	APE Pulse Width	5		360	180		
		10		160	80		ns
		15		120	60		
t _{setup}	SPE Setup Time	5		280	140		
		10		140	70		ns
	O°	15		100	50		
t _{setup}	JAM Setup Time	5		200	100		
		10		80	40		ns
	6	15		60	30		
f _{CL}	Maximum Clock Input	5		0.7	1.4		
77	Frequency	10		1.8	3.6		MH
	[[15		2.4	4.8		


57

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C.


6/14

TYPICAL APPLICATIONS


DIVIDE BY "N" COUNTER




MICROPROCESSOR INTERRUPT TIMER




MICROPROCESSOR INTERRUPT TIMER



SYNCHRONOUS CASCADING




SYNCHRONOUS CASCADING



* An Output spike (160ns at V_{DD} = 5V) occurs whenever two or more devices are cascaded in the parallel clocked mode because the clock-to-carry out delay is greater than the carry-in-to-carry-out delay. This spike is eliminated by gating the output of the last device with the clock as shown.



TEST CIRCUIT




2

57


 $R_L = 200 K\Omega$

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)


WAVEFORM 1 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)




WAVEFORM 2 : PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)




WAVEFORM 3 : PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)






WAVEFORM 4 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)

WAVEFORM 5 : MINIMUM SETUP TIME (f=1MHz; 50% duty cycle)






WAVEFORM 6 : MINIMUM SETUP TIME (f=1MHz; 50% duty cycle)




Г


	Plastic DIP-16 (0.25) MECHANICAL DATA									
DIM.		mm.		inch						
DIWI.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.				
a1	0.51			0.020						
В	0.77		1.65	0.030		0.065				
b		0.5			0.020					
b1		0.25			0.010	16				
D			20		. (0.787				
E		8.5			0.335					
е		2.54			0.100					
e3		17.78		. 0.	0.700					
F			7.1	1610		0.280				
I			5.1	0.		0.201				
L		3.3	Ob.		0.130					
Z			1.27			0.050				




DIM.		mm.		inch				
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.		
А			1.75			0.068		
a1	0.1		0.2	0.003		0.007		
a2			1.65			0.064		
b	0.35		0.46	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.019	15		
c1		•	45° (typ.)	.(1		
D	9.8		10	0.385	70.	0.393		
E	5.8		6.2	0.228		0.244		
е		1.27		N N	0.050			
e3		8.89		×0	0.350			
F	3.8		4.0	0.149		0.157		
G	4.6		5.3	0.181		0.208		
L	0.5		1.27	0.019		0.050		
М			0.62			0.024		

SO-16 MECHANICAL DATA







PO13H

13/14

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

obsolete Product(s)- Obsolete Product(s)

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

© http://www.st.com

47/