# **8-Bit Parallel-to-Serial Shift Register**

The SN74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load ( $\overline{PL}$ ) input is LOW. With  $\overline{PL}$  HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

### **GUARANTEED OPERATING RANGES**


Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
I <sub>OH</sub>	Output Current – High			-0.4	mA
I <sub>OL</sub>	Output Current – Low			8.0	mA



# **ON Semiconductor™**

http://onsemi.com

LOW POWER SCHOTTKY




### **ORDERING INFORMATION**

Device	Package	Shipping		
SN74LS165N	16 Pin DIP	2000 Units/Box		
SN74LS165D	SOIC-16	38 Units/Rail		
SN74LS165DR2	SOIC-16	2500/Tape & Reel		
SN74LS165M	SOEIAJ-16	See Note 1		
SN74LS165MEL	SOEIAJ-16	See Note 1		

For ordering information on the EIAJ version of 1. the SOIC package, please contact your local ON Semiconductor representative.

SN74LS165/D

### CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


		LOADING	(Note a)	
PIN NAMES		HIGH	LOW	
CP <sub>1</sub> , CP <sub>2</sub>	Clock (LOW-to-HIGH Going Edge) Inputs	0.5 U.L.	0.25 U.L.	
DS	Serial Data Input	0.5 U.L.	0.25 U.L.	
PL	Asynchronous Parallel Load (Active LOW) Input	1.5 U.L.	0.75 U.L.	Ch.
P <sub>0</sub> – P <sub>7</sub>	Parallel Data Inputs	0.5 U.L.	0.25 U.L.	
Q <sub>7</sub>	Serial Output from Last State	10 U.L.	5 U.L.	XV
$\frac{Q_7}{\overline{Q}_7}$	Complementary Output	10 U.L.	5 U.L. 🦱	

### NOTES:

a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.



### LOGIC DIAGRAM



### FUNCTIONAL DESCRIPTION

The SN74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the  $\overline{PL}$  signal is LOW. The parallel data can change while  $\overline{PL}$  is LOW, provided that the recommended setup and hold times are observed.

For clock operation,  $\overline{PL}$  must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit

by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

TRUTH TABLE											
CP PL					RESPONSE						
PL PL		2	$\mathbf{Q}_{0}$	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$	<b>Q</b> 4	<b>Q</b> 5	$Q_6$	<b>Q</b> 7	RESPONSE
L	X	Х	P <sub>0</sub>	Ē	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	$P_6$	P <sub>7</sub>	Parallel Entry
Н	L	~	DS	Q <sub>0</sub>	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>	$Q_4$	$Q_5$	$Q_6$	Right Shift
н	н		$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	Q3	Q <sub>4</sub>	$Q_5$	$Q_6$	$Q_7$	No Change
н	$\neg$	L	$D_S$	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$	$Q_4$	$Q_5$	$Q_6$	Right Shift
н		Н	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q4	$Q_5$	$Q_6$	$Q_7$	No Change
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial											

		Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs		
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} =$	–18 mA	
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = or V <sub>IL</sub> per Truth T		
	Output LOW Voltage		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>			0.35	0.5	V	l <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
Пн	Input HIGH Current Other Inputs PL Input			20 60	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
	Other Inputs PL Input			0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
IIL	Input LOW Current Other Inputs PL Input			-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V	
I <sub>OS</sub>	Short Circuit Current (Note 2)	-20		-100	mA	V <sub>CC</sub> = MAX		
I <sub>CC</sub>	Power Supply Current			36	mA	V <sub>CC</sub> = MAX		

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

2. Not more than one output should be shorted at a time, nor for more than 1 second. AC CHARACTERISTICS ( $T_A = 25^{\circ}$ C)

# AC CHARACTERISTICS (T<sub>A</sub> = 25°C)

			Limits	2	Ч.	2
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Input Clock Frequency	25	35	S	MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay PE to Output		22 22	35 35	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Output	Ч А	27 28	40 40	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P <sub>7</sub> to Q <sub>7</sub>		14 21	25 30	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $P_7$ to $\overline{Q}_7$	S	21 16	30 25	ns	

# AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>W</sub>	CP Clock Pulse Width	25			ns	
t <sub>W</sub>	PL Pulse Width	15			ns	
t <sub>s</sub>	Parallel Data Setup Time	10			ns	
t <sub>s</sub>	Serial Data Setup Time	20			ns	$V_{CC} = 5.0 V$
t <sub>s</sub>	CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup>	30			ns	
t <sub>h</sub>	Hold Time	0			ns	
t <sub>rec</sub>	Recovery Time, $\overline{PL}$ to CP	45			ns	

 $^{1}\,\text{The role of }\text{CP}_{1}\text{ and }\text{CP}_{2}\text{ in an application may be interchanged.}$ 


### **DEFINITION OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure


continued recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the  $\overline{PL}$  pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.




### AC WAVEFORMS


### PACKAGE DIMENSIONS



### PACKAGE DIMENSIONS



### PACKAGE DIMENSIONS



**ON Semiconductor** and **U** are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.