Linear Voltage Regulator, LDO, 150 mA

The NCV4299 is a family of precision micropower voltage regulators with an output current capability of 150 mA. It is available in 5.0 V or 3.3 V output voltage, and is housed in an 8-lead SOIC and in a 14-lead SOIC (fused) package.

The output voltage is accurate within $\pm 2\%$ with a maximum dropout voltage of 0.5 V at 100 mA. Low Quiescent current is a feature drawing only 90 µA with a 1 mA load. This part is ideal for any and all battery operated microprocessor equipment.

The device features microprocessor interfaces including an adjustable reset output and adjustable system monitor to provide shutdown early warning. An inhibit function is available on the 14 -lead part. With inhibit active, the regulator turns off and the device consumes less than 1.0 µA of quiescent current.

The part can withstand load dump transients making it suitable for use in automotive environments.


Features


- 5.0 V, 3.3 V \pm 2%, 150 mA
- Extremely Low Current Consumption
 - 90 µA (Typ) in the ON Mode
 - $< 1.0 \mu A$ in the Off Mode
- Early Warning
- Reset Output Low Down to $V_0 = 1.0 \text{ V}$
- Adjustable Reset Threshold
- Wide Temperature Range
- Fault Protection
 - 60 V Peak Transient Voltage
 - ♦ -40 V Reverse Voltage
 - ♦ Short Circuit
 - Thermal Overload
- Internally Fused Leads in the SO-14 Package
- Inhibit Function with µA Current Consumption in the Off Mode
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- These are Pb-Free Devices



ON Semiconductor®


http://onsemi.com





= 33 (3.3 V Version) XXΑ = Assembly Location L, WL = Wafer Lot Υ = Year W, WW = Work Week G or ■ = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.

NCV4299/D




Figure 1. SO-8 Simplified Block Diagram

PIN FUNCTION DESCRIPTION - SO-8 PACKAGE

Pin	Symbol	Description
1	I	Input. Battery Supply Input Voltage. Bypass directly to GND with ceramic capacitor.
2	SI	Sense Input. Can provide an early warning signal of an impending reset condition when used with SO. Connect to Q if not used.
3	RADJ	Reset Adjust. Use resistor divider to Q to adjust reset threshold lower. Connect to GND if not used.
4	D	Reset Delay. Connect external capacitor to ground to set delay time.
5	GND	Ground.
6	RO	Reset Output. NPN collector output with internal 20 k Ω pullup to Q. Notifies user of out of regulation condition. Leave open if not used.
7	SO	Sense Output. NPN collector output with internal 20 k Ω pullup to Q. Can be used to provide early warning of an impending reset condition. Leave open if not used.
8	Q	5.0 V, 3.3 V, $\pm 2\%$, 150 mA output. Use 22 μF ESR $<$ 5.0 Ω to ground.




Figure 2. SO-14 Simplified Block Diagram

PIN FUNCTION DESCRIPTION - SO-14 PACKAGE

Pin	Symbol	Description
1	RADJ	Reset Adjust. Use resistor divider to Q to adjust reset threshold lower. Connect to GND if not used.
2	D	Reset Delay. Connect external capacitor to ground to set delay time.
3	GND	Ground.
4	GND	Ground.
5	GND	Ground.
6	ĪNH	Inhibit. Connect to I if not needed. A high turns the regulator on. Use a low pass filter if transients with slew rate in excess of 10 V/ms may be present on this pin during operation. See Figure 40 for details.
7	RO	Reset Output. NPN collector output with internal 20 $k\Omega$ pullup to Q. Notifies user of out of regulation condition.
8	SO	Sense Output. NPN collector output with internal 20 $k\Omega$ pullup to Q. Can be used to provide early warning of an impending reset condition.
9	Q	5.0 V, 3.3 V, $\pm 2\%$, 150 mA output. Use 22 μF , ESR $<$ 5.0 Ω to ground.
10	GND	Ground.
11	GND	Ground.
12	GND	Ground.
13	ı	Input. Battery Supply Input Voltage.
14	SI	Sense Input. Can provide an early warning signal of an impending reset condition when used with SO.

MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage to Regulator (DC)	V _I	-40	45	V
Input Peak Transient Voltage to Regulator wrt GND	-	-	60	V
Inhibit (INH) (Note 1)	V _{INH}	-40	45	V
Sense Input (SI)	V _{SI}	-0.3	45	V
Sense Input (SI)	I _{SI}	-1.0	1.0	mA
Reset Threshold (RADJ)	V_{RADJ}	-0.3	7.0	V
Reset Threshold (RADJ)	I _{RADJ}	-10	10	mA
Reset Delay (D)	V _D	-0.3	7.0	V
Reset Output (RO)	V _{RO}	-0.3	7.0	V
Sense Output (SO)	V _{SO}	-0.3	7.0	V
Output (Q)	VQ	-0.3	16	V
Output (Q)	IQ	-5.0	-	mA
ESD Capability, Human Body Model (Note 3)	ESD _{HB}	2.0	-	kV
ESD Capability, Machine Model (Note 3)	ESD _{MM}	200	-	V
ESD Capability, Charged Device Model (Note 3)	ESD _{CDM}	1.0	-	kV
Junction Temperature	T _J	-	150	°C
Storage Temperature	T _{stg}	-50	150	°C
OPERATING RANGE				
Input Voltage	V _I			V

Input Voltage 5.0 V Version 3.3 V Version	V _I	4.5 4.4	45 45	V
Junction Temperature	TJ	-40	150	°C

LEAD TEMPERATURE SOLDERING REFLOW (Note 2)

Reflow (SMD styles only), lead free 60s-150 sec above 217, 40 sec max at peak	T _{SLD}	-	265 Pk	°C
Moisture Sensitivity Level	MSL	Le	evel 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. 14 pin package only.
 2. Per IPC / JEDEC J-STD-020C.
- 3. This device series incorporates ESD protection and is tested by the following methods:
 ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A114)
 ESD MM tested per AEC-Q100-003 (EIA/JESD22-A115)

 - ESD CDM tested per EIA/JES D22/C101, Field Induced Charge Model.

THERMAL CHARACTERISTICS

	Characteristic	Test Conditions (Typical Value)		Unit	
		Note 4	Note 5	Note 6	
SO-8	Junction-to-Tab $(\psi_{JLX}, \theta_{JLX})$ Junction-to-Ambient $(R_{\theta JA}, \theta_{JA})$	54 172	52 144	48 118	°C/W
SO-14	Junction-to-Tab $(\psi_{JLx}, \theta_{JLx})$ Junction-to-Ambient $(R_{\theta JA}, \theta_{JA})$	19 112	21 89	20 67	°C/W

- 2 oz Copper, 50 mm sq Copper area, 1.5 mm thick FR4
 2 oz Copper, 150 mm sq Copper area, 1.5 mm thick FR4
 2 oz Copper, 500 mm sq Copper area, 1.5 mm thick FR4

ELECTRICAL CHARACTERISTICS ($-40^{\circ}C < T_J < 150^{\circ}C; V_I = 13.5 \text{ V}$ unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Q						
Output Voltage (5.0 V Version)	V_{Q}	1.0 mA < I _Q < 150 mA, 6.0 V < V _I < 16 V	4.9	5.0	5.1	V
Output Voltage (3.3 V Version)	V _Q	1.0 mA < I _Q < 150 mA, 5.5 V < V _I < 16 V	3.23	3.3	3.37	V
Current Limit	ΙQ	-	250	400	500	mA
Quiescent Current (I _q = I _I - I _Q)	Iq	INH ON, I _Q < 1.0 mA, T _J = 25°C	_	86	100	μΑ
Quiescent Current $(I_q = I_l - I_Q)$	Iq	ĪNĦ ON, I _Q < 1.0 mA	-	90	105	μΑ
Quiescent Current $(I_q = I_l - I_Q)$	Iq	ĪNH ON, I _Q = 10 mA	-	170	500	μΑ
Quiescent Current (I _q = I _I - I _Q)	Iq	ĪNH ON, I _Q = 50 mA	-	0.7	2.0	mA
Quiescent Current (I _q = I _I - I _Q)	Iq	<u>INH</u> = 0 V, T _J = 25°C	_	-	1.0	μΑ
Dropout Voltage (Note 7)	V _{dr}	I _Q = 100 mA	_	0.22	0.50	V
Load Regulation	ΔV_{Q}	I _Q = 1.0 mA to 100 mA	_	5.0	30	mV
Line Regulation	ΔV_{Q}	V _I = 6.0 V to 28 V, I _Q = 1.0 mA	_	10	25	mV
Power Supply Ripple Rejection	PSRR	fr = 100 Hz, Vr = 1.0 Vpp, I _Q = 100 mA	-	66	-	dB
Inhibit (INH) (14 Pin Package Only)						
Inhibit Off Voltage	VINHOFF	V _Q < 1.0 V	-	_	0.8	V
Inhibit On Voltage 5.0 V Version 3.3 V Version	VINHON	V _Q > 4.85 V V _Q > 3.2 V	3.5 3.5	- -	- -	V
Input Current	I _{INHON} I _{INHOFF}	INH ON INH = 0 V	_ _	3.0 0.5	10 2.0	μΑ
Reset (RO)						
Switching Threshold 5.0 V Version 3.3 V Version	V _{RT}	-	4.50 2.96	4.64 3.04	4.80 3.16	V
Output Resistance	R _{RO}	-	10	20	40	kΩ
Reset Output Low Voltage 5.0 V Version 3.3 V Version	V _{RO}	Q < 4.5 V, Internal R _{RO} , I_{RO} = -1.0 mA Q < 2.96 V, Internal R _{RO} , I_{RO} = -1.0 mA		0.17 0.17	0.40 0.40	٧
Allowable External Reset Pullup Resistor	V _{ROext}	External Resistor to Q	5.6	-	-	kΩ
Delay Upper Threshold	V _{UD}	-	1.5	1.85	2.2	V
Delay Lower Threshold	V_{LD}	-	0.4	0.5	0.6	V

^{7.} Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at $V_I = 13.5$ V.

ELECTRICAL CHARACTERISTICS (continued) ($-40^{\circ}C < T_J < 150^{\circ}C$; $V_I = 13.5 \text{ V}$ unless otherwise noted.)

Characteristic	Characteristic Symbol Test Conditions		Min	Тур	Max	Unit
Reset (RO)						
Delay Output Low Voltage 5.0 V Version 3.3 V Version	V _{D,sat}	Q < 4.5 V, Internal R _{RO} Q < 2.96 V, Internal R _{RO}	_ _	_ 0.017	0.1 0.1	٧
Delay Charge Current 5.0 V Version 3.3 V Version	I _D	$\label{eq:controller} \begin{split} &Q<4.5\text{ V, Internal }R_{RO},V_D=1.0\text{ V}\\ &Q<2.96\text{ V, Internal }R_{RO},V_D=1.0\text{ V} \end{split}$	4.0 _	7.1 -	12 -	μΑ
Power On Reset Delay Time	t _d	C _D = 100 nF	17	28	35	ms
Reset Reaction Time	t _{RR}	C _D = 100 nF	0.5	2.2	4.0	μs
Reset Adjust Switching Threshold 5.0 V Version 3.3 V Version	V _{RADJ,TH}	Q > 3.5 V Q > 2.3 V	1.26 -	1.36 -	1.44 -	V
Input Voltage Sense (SI and SO)						
Sense Input Threshold High	$V_{SI,High}$	-	1.34	1.45	1.54	V
Sense Input Threshold Low	$V_{SI,Low}$	-	1.26	1.36	1.44	V
Sense Input Hysteresis	-	(Sense Threshold High) – (Sense Threshold Low)	50	90	130	mV
Sense Input Current	I _{SI}	-	-1.0	0.1	1.0	μΑ
Sense Output Resistance	R _{SO}	-	10	20	40	kΩ
Sense Output Low Voltage	V _{SO}	V_{SI} < 1.20 V, V_I > 4.2 V, I_{SO} = 0 μA	-	0.1	0.4	V
Allowable External Sense Out Pullup Resistor	R _{SOext}	-	5.6	_	_	kΩ
SI High to SO High Reaction Time	t _{PSOLH}	-	-	4.4	8.0	μs
SI Low to SO Low Reaction Time	t _{PSOHI}	-	_	3.8	5.0	μS





Figure 3. Measurement Circuit


TYPICAL PERFORMANCE CHARACTERISTICS - 5.0 V OPTION



6 5 5 10 R_L = 50 Ω 15 V_I, INPUT VOLTAGE (V)

Figure 4. Output Voltage vs. Junction Temperature

Figure 5. Output Voltage vs. Input Voltage







Figure 6. Charge Current vs. Junction Temperature

Figure 7. Drop Voltage vs. Output Current







Figure 8. Switching Voltage vs. Junction Temperature


Figure 9. Reset Adjust Switching Threshold vs.
Junction Temperature



350 IQ, OUTPUT CURRENT (mA) 300 T_J = 25°C 250 T_J = 125°C 200 150 100 50 $V_Q = 0 V$ 01 0 10 20 30 40 V_I, INPUT VOLTAGE (V)

Figure 10. Sense Threshold vs. Junction Temperature

Figure 11. Output Current Limit vs. Input Voltage







Figure 12. Current Consumption vs. Output Current

Figure 13. Current Consumption vs. Output Current







Figure 14. R_{RO}, R_{SO} Resistance vs. Junction Temperature

Figure 15. Current Consumption vs. Input Voltage






Figure 16. Current Consumption vs. Input Voltage

Figure 17. Current Consumption vs. Input Voltage





Figure 18. Output Stability vs. Output Capacitor ESR

TYPICAL PERFORMANCE CHARACTERISTICS - 3.3 V OPTION



NOLLAWNONO 10

8

T_J = 150°C

T_J = 25°C


T_J = 25°C

T_J = -40°C

T_J = -40°C

I_O, OUTPUT CURRENT (mA)

Figure 20. Current Consumption vs. Output Current







Figure 21. Current Consumption vs. Input Voltage

Figure 22. Output Voltage vs. Junction Temperature







Figure 23. Reverse Output Current vs. Output Voltage


Figure 24. Maximum Output Current vs. Input Voltage



1000 OUTPUT CAPACITOR ESR (\O) 100 Max ESR for V_{in} = 6 V ≣ Max ESR for V_{in} = 25 V 10 Stable Region 0.1 $C_Q = 22 \mu F$ $T_J = 150^{\circ}C$ 0.01 10 40 70 100 130 160 IQ, OUTPUT CURRENT (mA)

Figure 25. Output Voltage at Input Voltage Extremes

Figure 26. 3.3 V Output Stability with Output Capacitor ESR







Figure 27. 3.3 V Output Stability with Output Capacitor ESR

Figure 28. Inhibit Input Current at Input Voltage Extremes






Figure 29. Inhibit Input Current at Inhibit Input Voltage Extremes

Figure 30. Reset Trigger Threshold vs. Junction Temperature




Figure 31. Reset Delay Time vs. Junction Temperature




Figure 32. Sense Threshold vs. Junction Temperature




Figure 33. Delay Capacitor Charge Current vs.

Junction Temperature




Figure 34. Drop Voltage vs. Output Current




Figure 35. Switching Voltage V_{UD} and V_{LD} vs. Junction Temperature




Figure 36. Reset Adjust Switching Threshold vs. Junction Temperature




Figure 37. Current Consumption vs. Input Voltage




Figure 38. R_{RO} , R_{SO} Resistance vs. Junction Temperature

APPLICATION DESCRIPTION

NCV4299

The NCV4299 is a family of precision micropower voltage regulators with an output current capability of 150 mA at 5.0 V and 3.3 V.

The output voltage is accurate within $\pm 2\%$ with a maximum dropout voltage of 0.5 V at 100 mA. Low quiescent current is a feature drawing only 90 μ A with a 100 μ A load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active reset output RO (with delay), and a SI/SO monitor which can be used to provide an early warning signal to the microprocessor of a potential impending reset signal. The use of the SI/SO monitor allows the microprocessor to finish any signal processing before the reset shuts the microprocessor down. Internal output resistors on the RO and SO pins pulling up to the output pin Q reduce external component count. An inhibit function is available on the 14–lead part. With inhibit active, the regulator turns off and the device consumes less that $1.0~\mu\text{A}$ of quiescent current.

The active reset circuit operates correctly at an output voltage as low as 1.0 V. The reset function is activated during the powerup sequence or during normal operation if the output voltage drops outside the regulation limits.

The reset threshold voltage can be decreased by the connection of an external resistor divider to the RADJ lead. The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments.

NCV4299 Circuit Description

The low dropout regulator in the NCV4299 uses a PNP pass transistor to give the lowest possible dropout voltage capability. The current is internally monitored to prevent oversaturation of the device and to limit current during over current conditions. Additional circuitry is provided to protect the device during overtemperature operation.

The regulator provides an output regulated to 2%.

Other features of the regulator include an undervoltage reset function and a sense circuit. The reset function has an adjustable time delay and an adjustable threshold level. The sense circuit trip level is adjustable and can be used as an early warning signal to the controller. An inhibit function that turns off the regulator and reduces the current consumption to less than 1.0 μA is a feature available in the 14 pin package.

Output Regulator

The output is controlled by a precision trimmed reference. The PNP output has saturation control for regulation while the input voltage is low, preventing oversaturation. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.


Stability Considerations

The input capacitor C_I is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1.0 Ω in series with C_I .

The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.


The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor C_Q shown in Figures 39 and 40 should work for most applications, however, it is not necessarily the optimized solution. Stability is guaranteed at values $C_Q \geq 22~\mu F$ and an ESR $\leq 5.0~\Omega$ within the operating temperature range. Actual limits are shown in a graph in the typical performance characteristics section.



^{*}C_I required if regulator is located far from the power supply filter.

Figure 39. Test and Application Circuit Showing all Compensation and Sense Elements for the 8 Pin Package Part



^{*}C_I required if regulator is located far from the power supply filter.

Figure 40. Test and Application Circuit Showing all Compensation and Sense Elements for the 14 Pin Package Part with Inhibit Function

^{**}C_O required for stability. Cap must operate at minimum temperature expected.

^{**}C_Q required for stability. Cap must operate at minimum temperature expected.

^{***}This RC filter is only required when transients with slew rate in excess of 10 V/ms may be present on the $\overline{\text{INH}}$ voltage source during operation. The filter is not required when $\overline{\text{INH}}$ is connected to a noise–free DC voltage.

Reset Output (RO)

A reset signal, Reset Output (RO, low voltage) is generated as the IC powers up. After the output voltage V_Q increases above the reset threshold voltage V_{RT} , the delay timer D is started. When the voltage on the delay timer V_D passes V_{UD} , the reset signal RO goes high. A discharge of the delay timer (V_D) is started when V_Q drops and stays below the reset threshold voltage V_{RT} . When the voltage of

the delay timer (V_D) drops below the lower threshold voltage V_{LD} , the reset output voltage V_{RO} is brought low to reset the processor.

The reset output RO is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC, thereby guaranteeing that RO is valid for $V_{\rm O}$ as low as 1.0 V.




Figure 41. Reset Timing Diagram

Reset Adjust (RADJ)

The reset threshold V_{RT} can be decreased from a typical value of 4.64 V to as low as 3.5 V by using an external voltage divider connected from the Q lead to the pin RADJ, as shown in Figures 39 and 40. The resistor divider keeps the voltage above the $V_{RADJ,TH}$, (typ. 1.36 V), for the desired input voltages and overrides the internal threshold detector. Adjust the voltage divider according to the following relationship:

VTHRES =
$$VRADJ$$
, TH · $(RADJ1 + RADJ2)/RADJ2$ (eq. 1)

If the reset adjust option is not needed, the RADJ-pin should be connected to GND causing the reset threshold to go to its default value (typ. 4.64 V).

Reset Delay (D)

The reset delay circuit provides a delay (programmable by capacitor C_D) on the reset output RO lead. The delay lead D provides charge current I_D (typically 7.1 μ A) to the external delay capacitor C_D during the following times:

- 1. During Powerup (once the regulation threshold has been exceeded).
- 2. After a reset event has occurred and the device is back in regulation. The delay capacitor is set to discharge when the regulation (V_{RT} , reset threshold voltage) has been violated. When the delay capacitor discharges to down to V_{LD} , the reset signal RO pulls low.

Setting the Delay Time

The delay time is set by the delay capacitor C_D and the charge current I_D . The time is measured by the delay capacitor voltage charging from the low level of $V_{D,sat}$ to the higher level V_{UD} . The time delay follows the equation:

$$t_d = [C_D (V_{UD}-V_{D, sat})]/I_D \qquad (eq. 2)$$

Example:

Using $C_D = 100 \text{ nF}$.

Use the typical value for $V_{D,sat} = 0.1 \text{ V}$.

Use the typical value for $V_{\rm UD}$ = 1.85 V.

Use the typical value for Delay Charge Current $I_D = 7.1 \mu A$.

$$t_d = [100 \text{ nF}(1.85-0.1 \text{ V})]/7.1 \,\mu\text{A} = 24.6 \text{ ms}$$
 (eq. 3)

When the output voltage V_Q drops below the reset threshold voltage V_{RT} , the voltage on the delay capacitor V_D starts to drop. The time it takes to drop below the lower threshold voltage of V_{LD} is the reset reaction time, t_{RR} . This time is typically 2.2 μ s for a delay capacitor of 0.1 μ F. The reset reaction time can be estimated from the following relationship:

$$t_{RR} = 22 \text{ ns/nF} \times C_D$$
 (eq. 4)




Figure 42. SO Warning Timing Waveform

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator is:

$$P_{D(max)} = [V_{I(max)} - V_{Q(min)}] I_{Q(max)} + V_{I(max)}I_{q}$$
(eq. 5)

where

 $V_{I(max)}$ is the maximum input voltage,

V_{Q(min)} is the minimum output voltage,

 $I_{Q\left(max\right)}$ is the maximum output current for the application, and

Sense Input (SI)/Sense Output (SO) Voltage Monitor

An on-chip comparator is available to provide early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the SO pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the band gap voltage. The actual trip point can be programmed externally using a resistor divider to the input monitor (SI) (Figures 39 and 40). The typical threshold is 1.35 V on the SI Pin.

Signal Output

Figure 42 shows the SO Monitor waveforms as a result of the circuits depicted in Figures 39 and 40. As the output voltage V_Q falls, the monitor threshold $V_{SI,Low}$ is crossed. This causes the voltage on the SO output to go low sending a warning signal to the microprocessor that a reset signal may occur in a short period of time. $T_{WARNING}$ is the time the microprocessor has to complete the function it is currently working on and get ready for the reset shutdown signal.




Figure 43. Sense Timing Diagram

 I_q is the quiescent current the regulator consumes at $I_{Q(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta}JA = (150^{\circ}C - T_{A})/P_{D}$$
 (eq. 6)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation 6 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
 (eq. 7)

where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers. Thermal, mounting, and heatsinking are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor website.

SOIC 8 LEAD




Figure 44. Transient Thermal Response Simulation to a Single Pulse 1 oz (Log-Log)




Figure 45. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 50 mm² 1 oz)




Figure 46. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 250 mm² 1 oz)

SOIC 14 LEAD




Figure 47. Transient Thermal Response Simulation to a Single Pulse 1 oz (Log-Log)




Figure 48. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 50 mm² 1 oz)




Figure 49. Transient Thermal Response Simulation to a Single Pulse with Duty Cycles Applied (Log-Log) (PCB = 250 mm² 1 oz)

ORDERING INFORMATION

Device	Package	Shipping [†]
NCV4299D1G	SO-8 (Pb-Free)	98 Units/Rail
NCV4299D1R2G	SO-8 (Pb-Free)	2500 Tape & Reel
NCV4299D2G	SO-14 (Pb-Free)	55 Units/Rail
NCV4299D2R2G	SO-14 (Pb-Free)	2500 Tape & Reel
NCV4299D233G	SO-14 (Pb-Free)	55 Units/Rail
NCV4299D233R2G	SO-14 (Pb-Free)	2500 Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011




NOTES:

- DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLEHANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code Α = Assembly Location

ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

onsemi and OOSEMI are trademarks of Semiconductor Components Industries LLC dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW TO GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.








0.10

SOIC-14 NB CASE 751A-03 **ISSUE L**

DATE 03 FEB 2016







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MANUAL MEDICAL PROTRUSION.
- MAXIMUM MATERIAL CONDITION.
 DIMENSIONS D AND E DO NOT INCLUDE
- MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
А3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
ø	1.27 BSC		0.050 BSC	
Η	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 °	7°	0 °	7°

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location Α

WL = Wafer Lot Υ = Year ww = Work Week = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT*

C SEATING PLANE

DIMENSIONS: MILLIMETERS

е



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2	

onsemi and OOSEMI are trademarks of Semiconductor Components Industries LLC dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf, **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada onsemi Website: www.onsemi.com Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

0