Hex Inverter


High-Performance Silicon-Gate CMOS

The MC74HC04A is identical in pinout to the LS04 and the MC14069. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


The device consists of six three-stage inverters.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 36 FETs or 9 Equivalent Gates
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



Pinout: 14-Lead Packages (Top View)






ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



(Note: Microdot may be in either location)

Inputs	Outputs
Α	Y
L	н
н	L

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V_CC + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	$-$ 0.5 to V_{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating – Plastic DIP: – 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol		Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		2.0	6.0	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	V _{CC}	V	
T _A	Operating Temperature, All Package Types		- 55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V		0 0 0	1000 500 400	ns

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC04ANG	PDIP-14 (Pb-Free)	25 / Rail
MC74HC04ADG	SOIC-14 (Pb-Free)	55 / Rail
MC74HC04ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74HC04ADTR2G	TSSOP-14*	2500 / Tape & Reel
MC74HC04AFG	SOEIAJ-14 (Pb-Free)	50 / Rail
MC74HC04AFELG	SOEIAJ-14 (Pb-Free)	2000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb-Free.

DC CHARACTERISTICS (Voltages Referenced to GND)

		v _{cc}	Guaranteed Limit					
Symbol	Parameter	Conditi	on	V	–55 to 25°C	≤ 85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 V \text{ or } V_{CC}$ $ I_{out} \le 20 \mu A$	-0.1V	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1V \text{ or } V_{CC}$ $ I_{out} \le 20 \mu A$	– 0.1V	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$	$\begin{split} I_{out} &\leq 2.4 \text{mA} \\ I_{out} &\leq 4.0 \text{mA} \\ I_{out} &\leq 5.2 \text{mA} \end{split}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$\label{eq:Vin} \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right \leq 20 \mu A \end{array}$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$	$\begin{split} I_{out} &\leq 2.4 \text{mA} \\ I_{out} &\leq 4.0 \text{mA} \\ I_{out} &\leq 5.2 \text{mA} \end{split}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND		6.0	± 0.1	±1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0\mu A$		6.0	1.0	10	40	μΑ

AC CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

					Guaranteed Limit			
Symbol	Parameter	V _{CC} V	–55 to 25°C	≤85°C	≤125°C	Unit		
t _{PLH} ,	Maximum Propagation Delay, Input A or B to Output Y	2.0	75	95	110	ns		
t _{PHL}	(Figures 1 and 2)	3.0	30	40	55			
=		4.5	15	19	22			
		6.0	13	16	19			
t _{TLH} ,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns		
t _{THL}	(Figures 1 and 2)	3.0	27	32	36			
=		4.5	15	19	22			
		6.0	13	16	19			
C _{in}	Maximum Input Capacitance		10	10	10	pF		
			Typical @ 25	o°C, V _{CC} = 5.	0 V			
C _{PD}	Power Dissipation Capacitance (Per Inverter)*			20		pF		





Figure 1. Switching Waveforms



*Includes all probe and jig capacitance

Figure 2. Test Circuit





Figure 3. Expanded Logic Diagram (1/6 of the Device Shown)

PACKAGE DIMENSIONS

PDIP-14 **N SUFFIX** CASE 646-06 ISSUE P




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
К	0.115	0.135	2.92	3.43
Ĺ	0.290	0.310	7.37	7.87
М		10 °		10 °
Ν	0.015	0.039	0.38	1.01

PACKAGE DIMENSIONS


SOIC-14 **D SUFFIX** CASE 751A-03 **ISSUE J**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
в	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0 °	7 °	0 °	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019


SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

PACKAGE DIMENSIONS

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE B**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION IS DOES NOT INCLUDE
 - DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 - INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY

 - REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
к	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
М	0 °	8 °	0 °	8 °	


SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

SOEIAJ-14 **F SUFFIX** CASE 965-01 **ISSUE B**





NOTES:

1. DIMENOIC Y14.5M, 1982. DIMENSIONING AND TOLERANCING PER ANSI

CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS D AND E DO NOT INCLUDE

3 MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT

5. INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.10	0.20	0.004	0.008
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
М	0 °	10 °	0 °	10 °
Q1	0.70	0.90	0.028	0.035
Ζ		1.42		0.056

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative