



FQB25N33 330V N-Channel MOSFET

Features


- 25A, 330V, $R_{DS(on)} = 0.23\Omega @V_{GS} = 10V$
- Low gate charge (typical 58nC)
- Low Crss (typical 40pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- Qualified to AEC Q101
- · RoHS Compliant



General Description

These N-Channel enhancement mode power field effect transistors are produced using Farichild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimized on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies, active power factor correction, electronic lamp ballast based on half bridge topology.





Absolute Maximum Ratings

Symbol	Parameter		FQB25N33	Units
V _{DSS}	Drain-Source Voltage		330	V
	Drain Current - Continuous (T _C = 25°C)		25	Α
ID	- Continuous (T _C = 100°C)		16.0	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	100	Α
V _{GSS}	Gate -Source Voltage		±30	V
E _{AS}	Single Pulse Avalanche Energy	(Note 2)	370	mJ
I _{AR}	Avalanche Current	(Note 1)	25	Α
E _{AR}	Repetitive Avalance Energy	(Note 1)	37	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
	Power Dissipation (T _A = 25°C) *		3.1	W
P_{D}	Power Dissipation (T _C = 25°C)		250	W
	- Derate above 25°C		2.0	W/°C
T _J , T _{STG}	Operating and Storage Temperature		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8 from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	FQB25N33	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient *	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQB25N33	FQB25N33	D2-PAK	330mm	24mm	800

Test Conditions

Min

Typ

Max Units

-100

nΑ

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Parameter

Gate-Body Leakage Current, Forward

Off Characteristics						
B _{VDSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	330			V
$\Delta B_{VDSS/} \ \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu A$, Referenced to $25^{\circ}C$		0.34		V/°C
lace	Zero Gate Voltage Drain Current	$V_{DS} = 330V, V_{GS} = 0V$			1	μА
I _{DSS} Zero Gate Voltage Drain Current		$V_{DS} = 264V, T_{C} = 125^{\circ}C$			10	μΛ
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30V, V_{DS} = 0V$			100	nA

On Characteristics

Symbol

V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	3.0		5.0	V
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 12.5A,$		0.18	0.23	Ω
g _{FS}	Forward Transonductance	$V_{DS} = 50V, I_D = 12.5A, (Note 4)$	-	1		S

 $V_{GS} = -30V, V_{DS} = 0V$

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz	 1510	2010	pF
Coss	Output Capacitance		 290	385	pF
C _{rss}	Reverse Transfer Capacitance		 40	60	pF

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		 20	35	ns
t _r	Turn-On Rise Time	$V_{DD} = 165V, I_{D} = 25A$ $R_{GS} = 25\Omega$	 100	160	ns
t _{d(off)}	Turn-Off Delay Time	(Note 4, 5)	 90	145	ns
t _f	Turn-Off Fall Time	(11010 1, 0)	 70	110	ns
$Q_{g(TOT)}$	Total Gate Charge	$V_{DS} = 297V, I_D = 25A,$	 58	75	nC
Q _{gs}	Gate to Source Gate Charge	V _{GS} = 15V,	 11.2		nC
Q_{gd}	Gate to Drain Charge	(Note 4, 5)	 21		nC

Drain-Source Diode Characteristics and Maximum Ratings

Is	Maximum Continuous Drain-Source Diode Forward Current			 	25	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current			 	100	Α
V_{SD}	Drain-Source Diode Forward Voltage $V_{GS} = 0$, $I_S = 25A$			 	1.5	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0, I_{S} = 25A,$		 275		ns
Q _{rr}	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	(Note 4)	 3.6		μС

- **Notes:**1: Repetitive Rating: Pluse width Limited by maximum junction temperature 2: L = 1.79mH, $I_{AS} = 25A$, $V_{DD} = 50V$, $R_G = 25\Omega$, Starting $T_J = 25^\circ C$ 3: $I_{SD} \le 25A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DS}$, Starting $T_J = 25^\circ C$ 4: Pulse Test: Pulse width $\le 300\mu s$, Duty cycle $\le 2\%$ 5: Essentially independent of operating temperature

FQB25N33 Rev. A www.fairchildsemi.com

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage

Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics





FQB25N33 Rev. A www.fairchildsemi.com

Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve




FQB25N33 Rev. A 4 www.fairchildsemi.com


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Package Demensions D2-PAK -A-_1.68 □1.00 9.65 8.38 9.00 MIN 1.78 MAX 10.00 (2.12)-0.99 5.08 ♦ 0.25 ® B A® 5.08 LAND PATTERN RECOMMENDATION -B-4.83 4.06 6.22 MIN 1.65 1.14 15.88 14.61 SEE DETAIL A NOTES: LINLESS OTHERWISE SPECIFIED A) ALL DIMENSIONS ARE IN MILLIMETERS. B) REFERENCE JEDEC, TO-263, ISSUE D, VARIATION AB, DATED JULY 2003. C) DIMENSIONING AND TOLERANCING PER ANSI Y14.5M — 1982. D) LOCATION OF THE PIN HOLE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE). B) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL 0.25 △ 0.10 B 0.25 MAX SEATING PLANE DETAIL A, ROTATED 90* TO283AD2REVD Dimensions in Millimeters Ultrafast Recovery Power Rectifier

UniFET™ UltraFET® VCX^{TM} Wire™

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT Quiet Series™	OCX™	SILENT SWITCHER
	••	SMART START™
•		SPM TM
		Stealth™
I ² C TM	PACMAN TM	SuperFET™
i-Lo™	РОР™	SuperSOT™-3
ImpliedDisconnect™	Power247™	SuperSOT™-6
IntelliMAX™	PowerEdge™	SuperSOT™-8
ISOPLANAR™	PowerSaver™	SyncFET™
LittleFET™	PowerTrench [®]	TCM™
MICROCOUPLER™	QFET [®]	TinyBoost™
MicroFET™	QS™	TinyBuck™
MicroPak™	QT Optoelectronics™	TinyPWM™
MICROWIRE™	Quiet Series™	TinyPower™
MSX™	RapidConfigure™	TinyLogic [®]
MSXPro™	RapidConnect™	TINYOPTO™
d the world.™	µSerDes™	TruTranslation™
	I-Lo™ ImpliedDisconnect™ IntelliMAX™ ISOPLANAR™ LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSX™ MSXPro™	GlobalOptoisolator™ GTO™ GTO™ OPTOLOGIC® HiSeC™ PACMAN™ PACMAN™ i-Lo™ ImpliedDisconnect™ IntelliMAX™ ISOPLANAR™ PowerEdge™ ISOPLANAR™ LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSX™ RapidConnect™ GTOTOLOGIC® OPTOLOGIC® OPTOLOGIC® OPTOLOGIC® OPTOLOGIC® OPTOLOGIC® OPTOLOGIC® OPTOLOGIC PACMAN™ POWEr247™ Power247™ PowerEdge™ PowerSaver™ PowerTrench® OFET® QS™ MICROCOUPLER™ QS™ MicroPak™ QT Optoelectronics™ MICROWIRE™ RapidConfigure™ MSXPro™ RapidConnect™

The Power Franchise® ScalarPump™ UHC™

Programmable Active Droop™

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

EIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I20