## FAIRCHILD

SEMICONDUCTOR®

# **FQPF17P06 60V P-Channel MOSFET**

#### **General Description**


These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

#### Features

- -12A, -60V,  $R_{DS(on)} = 0.12\Omega @V_{GS} = -10 V$  Low gate charge ( typical 21 nC)
- Low Crss (typical 80 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating





## Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQPF17P06	Units
V <sub>DSS</sub>	Drain-Source Voltage		-60	V
I <sub>D</sub>	Drain Current - Continuous ( $T_C = 25^{\circ}C$ )		-12	А
	- Continuous (T <sub>C</sub> = 100°C)		-8.5	А
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	-48	A
V <sub>GSS</sub>	Gate-Source Voltage		± 25	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	300	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	-12	А
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	3.9	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		-7.0	V/ns
PD	Power Dissipation ( $T_C = 25^{\circ}C$ )		39	W
	- Derate above 25°C		0.25	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	°C
Τ <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

## **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.85	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W


©2001 Fairchild Semiconductor Corporation

FQPF17P06


May 2001


ET™

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-60			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu$ A, Referenced to 25°C		-0.06		V/°C
DSS		V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V			-1	μA
	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V}, \text{ T}_{C} = 150^{\circ}\text{C}$			-10	μA
GSSF	Gate-Body Leakage Current, Forward	$V_{GS} = -25 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			-100	nA
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = 25 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			100	nA
On Cha	racteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-2.0		-4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -6.0 A		0.094	0.12	Ω
ĴFS	Forward Transconductance	$V_{DS} = -30 \text{ V}, \text{ I}_{D} = -6.0 \text{ A}$ (Note 4)		8.7		S
Dynami	ic Characteristics					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -25 V, V <sub>GS</sub> = 0 V,		690	900	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		325	420	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			80	105	pF
Switchi	ng Characteristics					
d(on)	Turn-On Delay Time	N 20 M 1 0 5 A		13	35	ns
r	Turn-On Rise Time	$V_{DD} = -30 \text{ V}, \text{ I}_{D} = -8.5 \text{ A},$		100	210	ns
d(off)	Turn-Off Delay Time	$R_{G} = 25 \Omega$		22	55	ns
f	Turn-Off Fall Time	(Note 4, 5)		60	130	ns
Qq	Total Gate Charge	V <sub>DS</sub> = -48 V, I <sub>D</sub> = -17 A,		21	27	nC
ລ <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -10 V$		4.2		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4, 5)		10		nC
Drain-S	ource Diode Characteristics a	nd Maximum Ratings				
s	Maximum Continuous Drain-Source Did	-			-12	A
SM	Maximum Pulsed Drain-Source Diode F	Forward Current			-48	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -12 A			-4.0	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -17 A,		92		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_{F} / dt = 100 \text{ A}/\mu \text{s}$ (Note 4)		0.32		μC
L = 2.4mH, I, I I <sub>SD</sub> $\leq$ -17A, Pulse Test :	ating : Pulse width limited by maximum junction tempe $_{AS} = -12A$ , $V_{DD} = -25V$ , $R_G = 25 \Omega$ , Starting $T_J = 25^{\circ}C$ di/dt $\leq 300A/\mu_S$ , $V_{DD} \leq BV_{DSS}$ , Starting $T_J = 25^{\circ}C$ Pulse width $\leq 300\mu_S$ , Duty cycle $\leq 2\%$ rdependent of operating temperature					





Rev. A2. May 2001





Downloaded from Arrow.com.





Rev. A2. May 2001

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>TM</sup> Bottomless <sup>TM</sup> CoolFET <sup>TM</sup> CROSSVOLT <sup>TM</sup> DenseTrench <sup>TM</sup> DOME <sup>TM</sup> EcoSPARK <sup>TM</sup> E <sup>2</sup> CMOS <sup>TM</sup> EnSigna <sup>TM</sup> EACT <sup>TM</sup>	FAST <sup>®</sup> FASTr <sup>™</sup> FRFET <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MicroFET <sup>™</sup>	OPTOPLANAR <sup>™</sup> PACMAN <sup>™</sup> POP <sup>™</sup> PowerTrench <sup>®</sup> QFET <sup>™</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> SLIENT SWITCHER <sup>®</sup> SMART START <sup>™</sup>	SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> VCX <sup>™</sup>
FACT™ FACT Quiet Series™	MICROWIRE™ OPTOLOGIC™	SMART START™ Stealth™	
DenseTrench™ DOME™ EcoSPARK™ E <sup>2</sup> CMOS™ EnSigna™ FACT™	GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MICROWIRE™	QFET™ QS™ QT Optoelectronics™ Quiet Series™ SLIENT SWITCHER <sup>®</sup> SMART START™	TinyLogic™ UHC™ UltraFET <sup>®</sup>

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation