

FDS7296N3

30V N-Channel PowerTrench® MOSFET

General Description


This N-Channel MOSFET in the thermally enhanced SO8 FLMP package has been designed specifically to improve the overall efficiency of DC/DC converters. Providing a balance of low $R_{\mathrm{DS}(\mathrm{ON})}$ and Qg it is ideal for synchronous rectifier applications in both isolated and non-isolated topologies. It is also well suited for high and low side switch applications in Point of Load converters.


Applications

- · Secondary side Synchronous rectifier
- Synchronous Buck VRM and POL Converters

Features

- 15 A, 30 V $R_{DS(ON)} = 8 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 11 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- High performance trench technology for extremely low R_{DS(ON)}
- Optimized for low Qgd to enable fast switching and reduced CdV/dt gate coupling.
- SO-8 FLMP for enhanced thermal performance in an industry-standard package outline.





Absolute Maximum Ratings T_{A=25}°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 1a)	15	А
	- Pulsed		60	
P _D	Power Dissipation for Single Operation	(Note 1a)	3.0	W
		(Note 1b)	1.5	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		−55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	0.5	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS7296N3	FDS7296N3	13"	12mm	2500 units

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings		-1	I		
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, V _{DD} = 27 V, I _D =15 A			189	mJ
I _{AR}	Drain-Source Avalanche Current				15	Α
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		28		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I_{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			± 100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1	1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-0.5		mV/°(
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 15 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 13 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}, T_J = 125^{\circ}\text{C}$		6.5 8.2 9.7	8 11 13	mΩ
g FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 15 \text{ A}$		58		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		1540		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		430		pF
C _{rss}	Reverse Transfer Capacitance			140		pF
R_G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		1.0		Ω
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$		10	20	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		4	9	ns
t _{d(off)}	Turn-Off Delay Time			27	44	ns
t _f	Turn-Off Fall Time			14	25	ns
Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A}, V_{GS} = 5 \text{ V}$		12.7	18	nC
Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A}, V_{GS} = 10 \text{ V}$		23	32	nC
Q_{gs}	Gate-Source Charge			4.2		nC
Q_{gd}	Gate-Drain Charge			3.5		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				2.5	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.5 \text{ A}$ (Note 2)		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 15 A,$		27		nS
Qrr	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		19		nC

Notes:

 R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.



a) 40°C/W when mounted on a 1in² pad of 2 oz copper



b) 85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation withTemperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

Dimensional Outline and Pad Layout -(0.75)(1.78)DRAIN TERMINAL -0.75 MIN _厂(0.67) (2.41)2.20 MIN DRAIN TERMINAL 2.85 MIN 7.40 8 0.70 BOTTOM VIEW 1.50 MIN 4.90±0.10 A 1.27 3.81 -3.81 В LAND PATTERN RECOMMENDATION 3.90±0.10 \bigcirc SEE DETAIL A (0.34)**♦** 0.127**M** B A 1.27 6.00±0.20 NOTES: UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN MILLIMETERS. STANDARD LEAD FINISH: 20-80 MICROINCHES NICKEL/ 6 MICROINCHES MAX. PALLADIUM AND 60LD FLASH. NO JEDEC REGISTERED REFERENCE AS OF MARCH 2, 2000. -0.50 X 45° GAGE PLANE 0.36 1.60 MAX ___ _ 0.10 _ 0.00 SEATING PLANE (1.04) DETAIL A SCALE: 24:1

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	ISOPLANAR™	Power247™	Stealth™
ActiveArray™	FASTr™	LittleFET™	PowerEdge™	SuperFET™
Bottomless™	FPS™	$MICROCOUPLER^{TM}$	PowerSaver™	SuperSOT™-3
CoolFET™	FRFET™	MicroFET™	PowerTrench®	SuperSOT™-6
$CROSSVOLT^{TM}$	GlobalOptoisolator™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GTO™ .	MICROWIRE™	QS^{TM}	SyncFET™
EcoSPARK™	HiSeC™	MSXTM	QT Optoelectronics™	TinyLogic [®]
E^2CMOS^{TM}	I ² C TM	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	<i>i-</i> Lo [™]	OCX^{TM}	RapidConfigure™	$TruTranslation ^{\intercal_{M}}$
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
FACT Quiet Serie		OPTOLOGIC®	μSerDes™	UltraFET [®]
Across the board The Power France Programmable A		OPTOPLANAR TM PACMAN TM POP TM	SILENT SWITCHER® SMART START™ SPM™	VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification		Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. I13