## μP Supervisory Circuits

The MAX707/708 are cost–effective system supervisor circuits designed to monitor  $V_{CC}$  in digital systems and provide a reset signal to the host processor when necessary. No external components are required.


The reset output is driven active within 20 µsec of V<sub>CC</sub> falling through the reset voltage threshold. Reset is maintained with 200 mS of delay time after V<sub>CC</sub> rise above the reset threshold. The MAX707/708 have a low quiescent current of 12 µA at V<sub>CC</sub> = 3.3 V, an active–high RESET and active–low RESET with a push–pull output. The output is guaranteed valid down to V<sub>CC</sub> = 1.0 V. The MAX707/708 have a Manual Reset MR input and a +1.25 V threshold detector for power–fail input PFI. These devices are available in a Micro8 and SOIC–8 package.

#### Features


- Precision Supply–Voltage Monitor MAX707: 4.63 V Reset Threshold Voltage MAX708: Standard Reset Threshold Voltages (Typical): 4.38 V, 3.08 V, 2.93 V, 2.63 V
- Reset Threshold Available from 1.6 V to 4.9 V with 100 mV Increments (Factory Option)
- 200 mS (Typ) Reset Timeout Delay
- $12 \,\mu A \,(V_{CC} = 3.3 \, V)$  Quiescent Current
- Active\_High and Active\_Low Reset Output
- Guaranteed RESET\_L and RESET Output Valid to  $V_{CC} = 1.0 \text{ V}$
- Voltage Monitor for Power–Fail or Low–Battery Warning
- 8 Pin SOIC or Micro8 Package
- Pb-Free Packages are Available

#### Applications

- Computers
- Embedded System
- Battery Powered Equipment
- Critical µP Power Supply Monitor



#### PIN CONFIGURATION



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 1. Representative Block Diagram

#### MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit	
Supply Voltage		V <sub>CC</sub>	6.0	V
Output Voltage		V <sub>out</sub>	–0.3 to (V <sub>CC</sub> + 0.3)	V
Output Current (All Outputs)		l <sub>out</sub>	20	mA
Input Current (V <sub>CC</sub> and GND)		l <sub>in</sub>	20	mA
Thermal Resistance Junction-to-Air	Micro8 SOIC–8	$R_{ hetaJA}$	248 187	°C/W
Operating Ambient Temperature		T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range		T <sub>stg</sub>	-40 to +125	°C
LatchUp Performance	Positive Negative	ILATCHUP	300 280	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL-STD-883, Method 3015. Machine Model Method 200 V.


2. The maximum package power dissipation limit must not be exceeded.  $P_{D} = \frac{T_{J}(max) - T_{A}}{R_{\theta JA}} \qquad \text{with } T_{J}(max) = 150^{\circ}\text{C}$ 


**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 1.0 V to 5.5 V,  $T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3$  V.)


Characteristics	Symbol	Min	Тур	Max	Unit
Operating Voltage Range	V <sub>CC</sub>	1.0	-	5.5	V
Supply Current	I <sub>CC</sub>				μA
$V_{CC} = 3.3 V$ $V_{CC} = 5.5 V$		_	12 16	22 28	
Reset Threshold	V <sub>TH</sub>				V
MAX707	VIH				v
$T_A = +25^{\circ}C$		4.56	4.63	4.70	
$T_A = -40^{\circ}C$ to +85°C MAX708		4.50		4.75	
$T_A = +25^{\circ}C$		4.31	4.38	4.45	
$T_A = -40^{\circ}C$ to +85°C MAX708T		4.25		4.50	
$T_A = +25^{\circ}C$		3.03	3.08	3.13	
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		3.00		3.15	
MAX708S T <sub>A</sub> = +25°C		2.89	2.93	2.97	
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		2.85		3.00	
MAX708R T <sub>A</sub> = +25°C		2.59	2.63	2.67	
$T_A = -40^\circ C$ to $+85^\circ C$		2.55	2.00	2.70	
Reset Threshold Hysteresis	V <sub>HYS</sub>	-	0.01 V <sub>TH</sub>	-	mV
$V_{CC}$ Falling Reset Delay (V_{CC} = V_TH + 0.2 V to V_TH – 0.2 V)	t <sub>PD</sub>	-	20	-	μS
Reset Active Timeout Period	t <sub>RP</sub>	140	200	330	mS
RESET_L, RESET_H Output Low Voltage	V <sub>ol</sub>				V
$V_{CC} \ge 1.0 \text{ V}, \text{ I}_{ol} = 100 \ \mu\text{A}$ $V_{CC} > 2.7 \text{ V}, \text{ I}_{ol} = 1.2 \ \text{mA}$		_	-	0.3 0.3	
$V_{CC} > 4.5 \text{ V}, \text{ I}_{OI} = 3.2 \text{ mA}$		-	-	0.3	
RESET_L, RESET_H Output High Voltage	V <sub>oh</sub>				V
$V_{CC} \ge 1.0 \text{ V}, I_{oh} = 50 \mu\text{A}$		0.8 V <sub>CC</sub>	-	-	
$V_{CC} > 2.7 \text{ V}, \text{ I}_{oh} = 500 \ \mu\text{A}$ $V_{CC} > 4.5 \text{ V}, \text{ I}_{oh} = 800 \ \mu\text{A}$		0.8 V <sub>CC</sub> 0.8 V <sub>CC</sub>	_	-	
MR_L Pull-up Resistance	R <sub>MRI</sub>	50	_	_	KΩ
MR_L Pulse Width ( $V_{TH}$ (max) < $V_{CC}$ < 5.5 V)	t <sub>MR</sub>	1.0	-	_	μS
MR_L Glitch Rejection (V <sub>TH</sub> (max) $<$ V <sub>CC</sub> $<$ 5.5 V)	-	-	0.1	-	μS
MR_L High_level Input Threshold (V <sub>TH</sub> (max) $<$ V <sub>CC</sub> $<$ 5.5 V)	V <sub>IH</sub>	0.7 V <sub>CC</sub>	-	-	V
MR_L Low_level Input Threshold (V <sub>TH</sub> (max) $<$ V <sub>CC</sub> $<$ 5.5 V)	V <sub>IL</sub>	-	-	0.3 V <sub>CC</sub>	V
MR_L to RESET_L and RESET_H Output Delay (V <sub>TH</sub> (max) < V <sub>CC</sub> < 5.5 V)	t <sub>MD</sub>	-	0.2	-	μS
PFI Input Threshold (V <sub>CC</sub> = 3.3 V, PFI Falling)	_	1.20	1.25	1.3	V
PFI Input Current	-	-250	0.01	250	nA
PFI to PFO Delay ( $V_{CC}$ = 3.3 V, $V_{OVERDRIVE}$ = 15 mV)	-	-	3.0	-	μS
PFO_L Output Low Voltage	V <sub>ol</sub>	1	Ī		V
$V_{CC} = 2.7 \text{ V}, \text{ I}_{ol} = 1.2 \text{ mA}$			-	0.3 0.3	
$V_{CC} = 4.5$ V, $I_{ol} = 3.2$ mA	N /	-	-	0.3	
PFO_L Output High Voltage $V_{CC} = 2.7 \text{ V}, I_{oh} = 500 \ \mu\text{A}$	V <sub>oh</sub>	0.8 V <sub>CC</sub>	_	_	V
$V_{CC} = 4.5 \text{ V}, I_{oh} = 800 \mu\text{A}$		0.8 V <sub>CC</sub>	-	-	


PIN DESCRIPTION (Pin No.	with parentheses is for Micro8 package.)
--------------------------	--

Pin No.	Symbol	Description
1 (3)	MR	Manual Reset Input. MR can be driven from TTL/CMOS logic or from a manual Reset switch. This input, when floating, is internally pulled up to $V_{CC}$ with 50 k $\Omega$ resistor.
2 (4)	V <sub>CC</sub>	Supply Voltage: C = 100 nF is recommended as a bypass capacitor between $V_{CC}$ and GND.
3 (5)	GND	Ground Reference
4 (6)	PFI	Power Fail Voltage Monitor Input. When PFI is less than 1.25 V, $\overline{\text{PFO}}$ goes low. Connect PFI to GND or V <sub>CC</sub> when not used.
5 (7)	PFO	Power Fail Monitor Output. When PFI is less than 1.25 V, it goes low and sinks current. Otherwise, it remains high.
6 (8)	NC	Non-connective Pin
7 (1)	RESET	Active Low RESET can be triggered by V <sub>CC</sub> below the threshold level or by a low signal on $\overline{MR}$ . It remains low for 200 ms (typ.) after V <sub>CC</sub> rises above the reset threshold.
8 (2)	RESET	Active high RESET output the inverse of RESET one.












Figure 3. MAX707/708 Series 1.60 V Reset Output Source Current vs. Input Voltage






Figure 5. MAX707/708 Series 2.93 V Reset Output Source Current vs. Input Voltage



Threshold Voltage vs. Temperature



#### **APPLICATIONS INFORMATION**

#### **Microprocessor Reset**

To generate a processor reset, the manual Reset input allows different reset sources. A pushbutton switch can be

one of these. It is effectively debounced by the 1.0  $\mu$ s minimum reset pulse width. As  $\overline{MR}$  is TTL/CMOS logic compatible, it can be driven by an external logic line.






Figure 12. RESET and MR Timing

#### V<sub>CC</sub> Transient Rejection

The MAX707/708 provides accurate  $V_{CC}$  monitoring and reset timing during power-up, power-down, and brownout/sag conditions, and rejects negative glitches on the power supply line. Figure 13 shows the maximum transient duration vs. maximum negative excursion (overdrive) for glitch rejection. For a given overdrive, the point of the curve is the maximum width of the glitch allowed before the device generates a reset signal. Transient immunity can be improved by adding a capacitor (100 nF for example) in close proximity to the  $V_{CC}$  pin of the MAX707/708.







#### **RESET Signal Integrity During Power–Down**

The MAX707/708 RESET output is valid until V<sub>CC</sub> falls below 1.0 V. Then, the output becomes an open circuit and no longer sinks current. This means CMOS logic inputs of the  $\mu$ P will be floating at an undetermined voltage. Most digital systems are completely shutdown well above this voltage. However, in the case RESET must be maintained valid to V<sub>CC</sub> = 0 V, a pull down resistor must be connected from RESET to ground to discharge stray capacitances and hold the output low (Figure 14). This resistor value, though not critical, should be chosen large enough not to load RESET and small enough to pull it to ground. R = 100 k $\Omega$ will be suitable for most applications.






Figure 14. Ensuring RESET Valid to V<sub>CC</sub> = 0 V

#### Interfacing with µPs with Bidirectional I/O Pins

Some  $\mu$ Ps have bidirectional reset pins. If, for example, the RESET output is driven high and the  $\mu$ P wants to put it low, indeterminate logic level may result. This can be avoided by adding a 4.7 k $\Omega$  resistor in series with the output of the MAX707/708 (Figure 15). If there are other components in the system that require a reset signal, they should be buffered so as not to load the reset line. If the other




components are required to follow the reset I/O of the  $\mu$ P, the buffer should be connected as shown with the solid line.






#### Monitoring Additional Supply Levels

When connecting a voltage divider to PFI and adjusting it properly, you can monitor a voltage different than the unregulated DC one. As shown in Figure 16, to increase noise immunity, hysteresis may be added to the power–fail comparator just by a resistor between  $\overline{PFO}$  and  $\overline{PFI}$ . Not to unbalance the potential divider network, R3 should be 10 times the sum of the two resistors R1 and R2. If required, a capacitor between PFI and GND will reduce the sensitivity of the circuit to high–frequency noise on the line being monitored. The  $\overline{PFO}$  output may be connected to  $\overline{MR}$  input to generate a low level on the  $\overline{RESET}$  when  $V_{CC_1}$  drops out of tolerance. Thus a  $\overline{RESET}$  is generated when one of the two voltages is below its threshold level.



$$\begin{split} V_L &= 1.25 + R1 \times \left( \frac{1.25}{R2} + \frac{1.25 - V_{CC\_2}}{R3} \right) \\ V_H &= 1.25 \times (1 + R1 \times \left( \frac{R2 + R3}{R2 \times R3} \right)) \\ V_{HYS} &= V_H - V_L = \frac{R1 \times V_{CC\_2}}{R3} \end{split}$$




#### **ORDERING INFORMATION**

Device	Marking	Reset V <sub>CC</sub> Threshold (V)	Package	Shipping <sup>†</sup>
MAX707ESA-T	S707	4.63	SOIC-8	2500 Tape & Reel
MAX707ESA-TG	S707	4.63	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708ESA-T	S708	4.38	SOIC-8	2500 Tape & Reel
MAX708ESA-TG	S708	4.38	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708RESA-T	S708R	2.63	SOIC-8	2500 Tape & Reel
MAX708RESA-TG	S708R	2.63	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708SESA-T	S708S	2.93	SOIC-8	2500 Tape & Reel
MAX708SESA-TG	S708S	2.93	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX708TESA-T	S708T	3.08	SOIC-8	2500 Tape & Reel
MAX708TESA-TG	S708T	3.08	SOIC-8 (Pb-Free)	2500 Tape & Reel
MAX707CUA-T	SAC	4.63	Micro8	4000 Tape & Reel
MAX707CUA-TG	SAC	4.63	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708CUA-T	SAD	4.38	Micro8	4000 Tape & Reel
MAX708CUA-TG	SAD	4.38	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708RCUA-T	SAG	2.63	Micro8	4000 Tape & Reel
MAX708RCUA-TG	SAG	2.63	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708SCUA-T	SAF	2.93	Micro8	4000 Tape & Reel
MAX708SCUA-TG	SAF	2.93	Micro8 (Pb–Free)	4000 Tape & Reel
MAX708TCUA-T	SAE	3.08	Micro8	4000 Tape & Reel
MAX708TCUA-TG	SAE	3.08	Micro8 (Pb–Free)	4000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Micro8 is a trademark of International Rectifier.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2					
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc	onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

ŝ

ę

ŝ

S

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

2. 3. 4.	DRAIN, DIE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 GATE, #2 SOURCE, #2 GATE, #1 SOURCE, #1
2. 3. 4. 5. 6. 7.	INPUT EXTERNAL BYPASS THIRD STAGE SOURCE GROUND DRAIN GATE 3 SECOND STAGE Vd FIRST STAGE Vd
3. 4. 5. 6. 7.	: SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 DRAIN 2 DRAIN 1 DRAIN 1
2. 3. 4. 5. 6. 7.	: ANODE 1 ANODE 1 ANODE 1 CATHODE 1 CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON
2. 3. 4. 5.	9: SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 MIRROR 2 DRAIN 1 MIRROR 1
2. 3. 4.	3: LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND LINE 2 IN LINE 2 OUT COMMON ANODE/GND COMMON ANODE/GND LINE 1 OUT
STYLE PIN 1. 2. 3. 4. 5. 6. 7. 8.	ILIMIT OVLO UVLO INPUT+ SOURCE SOURCE

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER COLLECTOR/ANODE 3 COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF 3. DASIC\_SW\_DET 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB	PAGE 2 OF			
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

SOURCE 1/DRAIN 2

7.

8 GATE 1

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

6.


7.

8

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	MICRO8	PAGE 1 OF 1		
ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥