

# FDG361N N-Channel 100V Specified PowerTrench®MOSFET

# **General Description**


SEMICONDUCTOR IM

These N-Channel 100V specified MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

# Applications

- Load switch
- Battery protection
- Power management






**Features** 

 $R_{DS(ON)}$ = 550 m $\Omega$  @ V<sub>GS</sub> = 6.0 V

 $R_{DS(ON)}$ = 500 m $\Omega$  @  $V_{GS}$  = 10 V

- Low gate charge (3.7nC typical)
- Fast switching speed
- High performance trench technology for extremely low R<sub>DS(ON)</sub>



# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		100		
V <sub>GSS</sub>	Gate-Source Voltage		±20		
I <sub>D</sub>	Drain Current – Continuous	(Note 1a)	0.6	A	
	– Pulsed		2.0		
P <sub>D</sub>	Power Dissipation for Single Operatio	n (Note 1a)	0.42	W	
		(Note 1b)	0.38		
		(			
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tem	, ,	-55 to +150	°C	
Therma	Operating and Storage Junction Temp Il Characteristics Thermal Resistance, Junction-to-Amb	perature Range			
	I Characteristics	perature Range	-55 to +150	°C °C/W °C/W	
Therma R <sub>θJA</sub> R <sub>θJA</sub> Packag	I Characteristics Thermal Resistance, Junction-to-Amb	perature Range pient (Note 1a) pient (Note 1b)	-55 to +150 300	°C/W	

©2001 Fairchild Semiconductor Corporation

FDG361N

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		I	I	1	I
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	100			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$		105		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 80 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I <sub>GSSR</sub>	Gate–Body Leakage, Reverse	$V_{GS} = -20 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	2	2.6	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$		-5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{c} V_{GS} = 10 \; V, \qquad I_D = 0.6 \; A \\ V_{GS} = 6 \; V, \qquad I_D = 0.6 \; A \\ V_{GS} = 10 \; V, \; I_D = 0.6 \; A, \; T_J = 125^\circ C \end{array} $		370 396 685	500 550 976	mΩ
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 10 \text{ V}$	2			Α
<b>g</b> fs	Forward Transconductance	$V_{\text{DS}} = 5V, \qquad I_{\text{D}} = 0.6 \text{ A}$		3.6		S
Dynamic	c Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 V$ , $V_{GS} = 0 V$ ,		153		pF
Coss	Output Capacitance	f = 1.0 MHz		5		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			1		pF
Switchir	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 50 V, \qquad I_D = 1 A,$		8	16	ns
tr	Turn–On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		4	8	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			11	20	ns
t <sub>f</sub>	Turn–Off Fall Time			6	12	ns
Qg	Total Gate Charge	$V_{DS} = 50 \text{ V}, \qquad I_D = 0.6 \text{ A},$		3.7	5	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS} = 10 V$		0.8		nC
Q <sub>gd</sub>	Gate–Drain Charge			1		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is		n Continuous Drain–Source Diode Forward Current			0.4	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \ V,  I_S = 0.4 \ A \qquad (\text{Note 2})$		0.8	1.2	V

 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.




a) 300°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.




b) 333°C/W when mounted on a minimum pad of 2 oz copper.

**2.** Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

FDG361N Rev C(W)



FDG361N Rev C(W)



FDG361N Rev C(W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup>  $CROSSVOLT^{TM}$ DenseTrench<sup>TM</sup> DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FASTr<sup>™</sup> FRFET<sup>™</sup> GlobalOptoisolator<sup>™</sup> GTO<sup>™</sup> HiSeC<sup>™</sup> ISOPLANAR<sup>™</sup> LittleFET<sup>™</sup> MicroFET<sup>™</sup> MICROWIRE<sup>™</sup> OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup> VCX™

#### STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		Rev. H3