



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

74AC109, 74ACT109 Dual \overline{JK} Positive Edge-Triggered Flip-Flop

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24mA
- ACT109 has TTL-compatible inputs

General Description

The AC/ACT109 consists of two high-speed completely independent transition clocked \overline{JK} flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The \overline{JK} design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and \overline{K} inputs together.

Asynchronous Inputs:


- LOW input to \overline{S}_D (Set) sets Q to HIGH level
- LOW input to \overline{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Ordering Information

| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| 74AC109SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| 74AC109SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74AC109MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74ACT109SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| 74ACT109MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74ACT109PC | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Connection Diagram




Pin Descriptions

| Pin Names | Description |
|--|---------------------|
| $J_1, J_2, \overline{K}_1, \overline{K}_2$ | Data Inputs |
| CP_1, CP_2 | Clock Pulse Inputs |
| $\overline{C}_{D1}, \overline{C}_{D2}$ | Direct Clear Inputs |
| $\overline{S}_{D1}, \overline{S}_{D2}$ | Direct Set Inputs |
| $Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$ | Outputs |

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbols



Truth Table

Each half.

| Inputs | | | | | Outputs | |
|-------------|-------------|----|---|---|---------|-------------|
| \bar{S}_D | \bar{C}_D | CP | J | K | Q | \bar{Q} |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H | H |
| H | H | ↗ | L | L | L | H |
| H | H | ↗ | H | L | Toggle | |
| H | H | ↗ | L | H | Q_0 | \bar{Q}_0 |
| H | H | ↗ | H | H | H | L |
| H | H | L | X | X | Q_0 | \bar{Q}_0 |

H = HIGH Voltage Level

L = LOW Voltage Level


↗ = LOW-to-HIGH Transition

X = Immaterial

$Q_0(\bar{Q}_0)$ = Previous $Q_0(\bar{Q}_0)$ before LOW-to-HIGH Transition of Clock

Logic Diagram

One half shown.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
|-----------------------|---|--------------------------|
| V_{CC} | Supply Voltage | -0.5V to +7.0V |
| I_{IK} | DC Input Diode Current $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$ | -20mA +20mA |
| V_I | DC Input Voltage | -0.5V to $V_{CC} + 0.5V$ |
| I_{OK} | DC Output Diode Current $V_O = -0.5V$ $V_O = V_{CC} + 0.5V$ | -20mA +20mA |
| V_O | DC Output Voltage | -0.5V to $V_{CC} + 0.5V$ |
| I_O | DC Output Source or Sink Current | $\pm 50mA$ |
| I_{CC} or I_{GND} | DC V_{CC} or Ground Current per Output Pin | $\pm 50mA$ |
| T_{STG} | Storage Temperature | -65°C to +150°C |
| T_J | Junction Temperature | 140°C |

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
|-----------------------|--|------------------------------|
| V_{CC} | Supply Voltage AC ACT | 2.0V to 6.0V 4.5V to 5.5V |
| V_I | Input Voltage | 0V to V_{CC} |
| V_O | Output Voltage | 0V to V_{CC} |
| T_A | Operating Temperature | -40°C to +85°C |
| $\Delta V / \Delta t$ | Minimum Input Edge Rate, AC Devices: V_{IN} from 30% to 70% of V_{CC} , V_{CC} @ 3.3V, 4.5V, 5.5V | 125mV/ns |
| $\Delta V / \Delta t$ | Minimum Input Edge Rate, ACT Devices: V_{IN} from 0.8V to 2.0V, V_{CC} @ 4.5V, 5.5V | 125mV/ns |

DC Electrical Characteristics for AC

| Symbol | Parameter | V _{CC} (V) | Conditions | T _A = +25°C | | T _A = -40°C to +85°C | | Units | | |
|--------------------------------|---|------------------------|---|--|-------------------|---------------------------------|------|-------|------|--|
| | | | | Typ. | Guaranteed Limits | | | | | |
| V _{IH} | Minimum HIGH Level Input Voltage | 3.0 | V _{OUT} = 0.1V or V _{CC} - 0.1V | 1.5 | 2.1 | 2.1 | | V | | |
| | | 4.5 | | 2.25 | 3.15 | 3.15 | | | | |
| | | 5.5 | | 2.75 | 3.85 | 3.85 | | | | |
| V _{IL} | Maximum LOW Level Input Voltage | 3.0 | V _{OUT} = 0.1V or V _{CC} - 0.1V | 1.5 | 0.9 | 0.9 | | V | | |
| | | 4.5 | | 2.25 | 1.35 | 1.35 | | | | |
| | | 5.5 | | 2.75 | 1.65 | 1.65 | | | | |
| V _{OH} | Minimum HIGH Level Output Voltage | 3.0 | I _{OUT} = -50μA | 2.99 | 2.9 | 2.9 | | V | | |
| | | 4.5 | | 4.49 | 4.4 | 4.4 | | | | |
| | | 5.5 | | 5.49 | 5.4 | 5.4 | | | | |
| | | 3.0 | V _{IN} = V _{IL} or V _{IH} : I _{OH} = -12mA | | | 2.56 | 2.46 | | | |
| | | 4.5 | | I _{OH} = -24mA | | | 3.86 | | 3.76 | |
| | | 5.5 | | I _{OH} = -24mA ⁽¹⁾ | | | 4.86 | | 4.76 | |
| V _{OL} | Maximum LOW Level Output Voltage | 3.0 | I _{OUT} = 50μA | 0.002 | 0.1 | 0.1 | | V | | |
| | | 4.5 | | 0.001 | 0.1 | 0.1 | | | | |
| | | 5.5 | | 0.001 | 0.1 | 0.1 | | | | |
| | | 3.0 | V _{IN} = V _{IL} or V _{IH} : I _{OL} = 12mA | | | 0.36 | 0.44 | | | |
| | | 4.5 | | I _{OL} = 24mA | | | 0.36 | | 0.44 | |
| | | 5.5 | | I _{OL} = 24mA ⁽¹⁾ | | | 0.36 | | 0.44 | |
| I _{IN} ⁽³⁾ | Maximum Input Leakage Current | 5.5 | V _I = V _{CC} , GND | | ±0.1 | ±1.0 | | μA | | |
| I _{OLD} | Minimum Dynamic Output Current ⁽²⁾ | 5.5 | V _{OLD} = 1.65V Max. V _{OHD} = 3.85V Min. | | | 75 | | mA | | |
| I _{OHD} | | | | | | -75 | | mA | | |
| I _{CC} ⁽³⁾ | Maximum Quiescent Supply Current | 5.5 | V _{IN} = V _{CC} or GND | | 2.0 | 20.0 | | μA | | |

Notes:

1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0ms, one output loaded at a time.
3. I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

DC Electrical Characteristics for ACT

| Symbol | Parameter | V _{CC} (V) | Conditions | T _A = +25°C | | T _A = -40°C to +85°C | | Units |
|------------------|---|------------------------|---|------------------------|-------------------|---------------------------------|--|-------|
| | | | | Typ. | Guaranteed Limits | | | |
| V _{IH} | Minimum HIGH Level Input Voltage | 4.5 | V _{OUT} = 0.1V or V _{CC} - 0.1V | 1.5 | 2.0 | 2.0 | | V |
| | | 5.5 | | 1.5 | 2.0 | 2.0 | | |
| V _{IL} | Maximum LOW Level Input Voltage | 4.5 | V _{OUT} = 0.1V or V _{CC} - 0.1V | 1.5 | 0.8 | 0.8 | | V |
| | | 5.5 | | 1.5 | 0.8 | 0.8 | | |
| V _{OH} | Minimum HIGH Level Output Voltage | 4.5 | I _{OUT} = -50μA | 4.49 | 4.4 | 4.4 | | V |
| | | 5.5 | | 5.49 | 5.4 | 5.4 | | |
| | | 4.5 | V _{IN} = V _{IL} or V _{IH} ; I _{OH} = -24mA | | 3.86 | 3.76 | | |
| | | 5.5 | I _{OH} = -24mA ⁽⁴⁾ | | 4.86 | 4.76 | | |
| V _{OL} | Maximum LOW Level Output Voltage | 4.5 | I _{OUT} = 50μA | 0.001 | 0.1 | 0.1 | | V |
| | | 5.5 | | 0.001 | 0.1 | 0.1 | | |
| | | 4.5 | V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA | | 0.36 | 0.44 | | |
| | | 5.5 | I _{OL} = 24mA ⁽⁴⁾ | | 0.36 | 0.44 | | |
| I _{IN} | Maximum Input Leakage Current | 5.5 | V _I = V _{CC} , GND | | ±0.1 | ± 1.0 | | μA |
| I _{CCT} | Maximum I _{CC} /Input | 5.5 | V _I = V _{CC} - 2.1V | 0.6 | | 1.5 | | mA |
| I _{OLD} | Minimum Dynamic Output Current ⁽⁵⁾ | 5.5 | V _{OLD} = 1.65V Max. | | | 75 | | mA |
| | | | V _{OHD} = 3.85V Min. | | | -75 | | mA |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | V _{IN} = V _{CC} or GND | | 2.0 | 20.0 | | μA |

Notes:

- All outputs loaded; thresholds on input associated with output under test.
- Maximum test duration 2.0ms, one output loaded at a time.

AC Electrical Characteristics for AC

| Symbol | Parameter | V _{CC} (V) ⁽⁶⁾ | T _A = +25°C, C _L = 50pF | | | T _A = -40°C to +85°C, C _L = 50pF | | Units |
|------------------|---|------------------------------------|--|------|------|---|------|-------|
| | | | Min. | Typ. | Max. | Min. | Max. | |
| f _{MAX} | Maximum Clock Frequency | 3.3 | 125 | 150 | | 100 | | MHz |
| | | 5.0 | 150 | 175 | | 125 | | |
| t _{PLH} | Propagation Delay, CP _n to Q _n or \bar{Q}_n | 3.3 | 4.0 | 8.0 | 13.5 | 3.5 | 16.0 | ns |
| | | 5.0 | 2.5 | 6.0 | 10.0 | 2.0 | 10.5 | |
| t _{PHL} | Propagation Delay, CP _n to Q _n or \bar{Q}_n | 3.3 | 3.0 | 8.0 | 14.0 | 3.0 | 14.5 | ns |
| | | 5.0 | 2.0 | 6.0 | 10.0 | 1.5 | 10.5 | |
| t _{PLH} | Propagation Delay, \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 3.3 | 3.0 | 8.0 | 12.0 | 2.5 | 13.0 | ns |
| | | 5.0 | 2.5 | 6.0 | 9.0 | 2.0 | 10.0 | |
| t _{PHL} | Propagation Delay, \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n | 3.3 | 3.0 | 10.0 | 12.0 | 3.0 | 13.5 | ns |
| | | 5.0 | 2.0 | 7.5 | 9.5 | 2.0 | 10.5 | |

Note:

6. Voltage range 3.3 is 3.3V ± 0.3V. Voltage range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements for AC

| Symbol | Parameter | V _{CC} (V) ⁽⁷⁾ | T _A = +25°C, C _L = 50pF | | T _A = -40°C to +85°C, C _L = 50 pF | | Units |
|------------------|--|------------------------------------|--|--------------------|--|--|-------|
| | | | Typ. | Guaranteed Minimum | | | |
| t _S | Setup Time, HIGH or LOW, J _n or \bar{K}_n to CP _n | 3.3 | 3.5 | 6.5 | 7.5 | | ns |
| | | 5.0 | 2.0 | 4.5 | 5.0 | | |
| t _H | Hold Time, HIGH or LOW, J _n or \bar{K}_n to CP _n | 3.3 | -1.5 | 0 | 0 | | ns |
| | | 5.0 | -0.5 | 0.5 | 0.5 | | |
| t _W | Pulse Width, \bar{C}_{Dn} or \bar{S}_{Dn} | 3.3 | 2.0 | 7.0 | 7.5 | | ns |
| | | 5.0 | 2.0 | 4.5 | 5.0 | | |
| t _{REC} | Recovery Time, \bar{C}_{Dn} or \bar{S}_{Dn} to CP _n | 3.3 | -2.5 | 0 | 0 | | ns |
| | | 5.0 | -1.5 | 0 | 0 | | |

Note:

7. Voltage range 3.3 is 3.3V ± 0.3V. Voltage range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics for ACT

| Symbol | Parameter | V_{CC} (V) ⁽⁸⁾ | $T_A = +25^\circ\text{C}$, $C_L = 50\text{pF}$ | | | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$, $C_L = 50\text{pF}$ | | Units |
|-----------|--|-----------------------------|--|------|------|--|------|-------|
| | | | Min. | Typ. | Max. | Min. | Max. | |
| f_{MAX} | Maximum Clock Frequency | 5.0 | 145 | 210 | | 125 | | MHz |
| t_{PLH} | Propagation Delay, CP_n to Q_n or \bar{Q}_n | 5.0 | 4.0 | 7.0 | 11.0 | 3.5 | 13.0 | ns |
| t_{PHL} | Propagation Delay, CP_n to Q_n or \bar{Q}_n | 5.0 | 3.0 | 6.0 | 10.0 | 2.5 | 11.5 | ns |
| t_{PLH} | Propagation Delay, \bar{C}_{Dn} or \bar{S}_{Dn} to Q_n or \bar{Q}_n | 5.0 | 2.5 | 5.5 | 9.5 | 2.0 | 10.5 | ns |
| t_{PHL} | Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q_n or \bar{Q}_n | 5.0 | 2.5 | 6.0 | 10.0 | 2.0 | 11.5 | ns |

Note:8. Voltage range 5.0 is $5.0\text{V} \pm 0.5\text{V}$

AC Operating Requirements for ACT

| Symbol | Parameter | V_{CC} (V) ⁽⁹⁾ | $T_A = +25^\circ\text{C}$, $C_L = 50\text{pF}$ | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$, $C_L = 50\text{pF}$ | | Units |
|-----------|--|-----------------------------|--|--|-----|-------|
| | | | Typ. | Guaranteed Minimum | | |
| t_S | Setup Time, HIGH or LOW, J_n or \bar{K}_n to CP_n | 5.0 | 0.5 | 2.0 | 2.5 | ns |
| t_H | Hold Time, HIGH or LOW, J_n or \bar{K}_n to CP_n | 5.0 | 0 | 2.0 | 2.0 | ns |
| t_W | Pulse Width, CP_n or \bar{C}_{Dn} or \bar{S}_{Dn} | 5.0 | 3.0 | 5.0 | 6.0 | ns |
| t_{rec} | Recovery Time, \bar{C}_{Dn} or \bar{S}_{Dn} to CP_n | 5.0 | -2.5 | 0 | 0 | ns |




Note:9. Voltage range 5.0 is $5.0\text{V} \pm 0.5\text{V}$

Capacitance

| Symbol | Parameter | Conditions | Typ. | Units |
|----------|-------------------------------|------------------------|------|-------|
| C_{IN} | Input Capacitance | $V_{CC} = \text{OPEN}$ | 4.5 | pF |
| C_{PD} | Power Dissipation Capacitance | $V_{CC} = 5.0\text{V}$ | 35.0 | pF |

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.



DETAIL A
SCALE: 2:1

NOTES: UNLESS OTHERWISE SPECIFIED


- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AC, ISSUE C, DATED MAY 1990.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) STANDARD LEAD FINISH:
200 MICRONS / 5.08 MICRONS MIN. LEAD/TIN (SOLDER) ON COPPER.

M16AREVK

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




N16E (REV F)

Figure 4. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| | | | |
|--|--------------------------------|---|-----------------------------|
| ACEx [®] | HiSeC [™] | Programmable Active Droop [™] | TinyLogic [®] |
| Across the board. Around the world. [™] | <i>i-Lo</i> [™] | QFET [®] | TINYOPTO [™] |
| ActiveArray [™] | ImpliedDisconnect [™] | QS [™] | TinyPower [™] |
| Bottomless [™] | IntelliMAX [™] | QT Optoelectronics [™] | TinyWire [™] |
| Build it Now [™] | ISOPLANAR [™] | Quiet Series [™] | TruTranslation [™] |
| CoolFET [™] | MICROCOUPLER [™] | RapidConfigure [™] | μSerDes [™] |
| CROSSVOLT [™] | MicroPak [™] | RapidConnect [™] | UHC [®] |
| CTL [™] | MICROWIRE [™] | ScalarPump [™] | UniFET [™] |
| Current Transfer Logic [™] | MSX [™] | SMART START [™] | VCX [™] |
| DOME [™] | MSXPro [™] | SPM [®] | Wire [™] |
| E ² CMOS [™] | OCX [™] | STEALTH [™] | |
| EcoSPARK [®] | OCXPro [™] | SuperFET [™] | |
| EnSigna [™] | OPTOLOGIC [®] | SuperSOT [™] -3 | |
| FACT Quiet Series [™] | OPTOPLANAR [®] | SuperSOT [™] -6 | |
| FACT [®] | PACMAN [™] | SuperSOT [™] -8 | |
| FAST [®] | POP [™] | SyncFET [™] | |
| FASTr [™] | Power220 [®] | TCM [™] | |
| FPS [™] | Power247 [®] | The Power Franchise [®] | |
| FRFET [®] | PowerEdge [™] |  ™ | |
| GlobalOptoisolator [™] | PowerSaver [™] | TinyBoost [™] | |
| GTO [™] | PowerTrench [®] | TinyBuck [™] | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. I24

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative