

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and



## 74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop

### **Features**

- I<sub>CC</sub> reduced by 50%
- Outputs source/sink 24mA
- ACT109 has TTL-compatible inputs

## **General Description**

The AC/ACT109 consists of two high-speed completely independent transition clocked J $\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The J $\overline{K}$  design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and  $\overline{K}$  inputs together.

Asynchronous Inputs:


- LOW input to  $\overline{S}_D$  (Set) sets Q to HIGH level
- LOW input to  $\overline{C}_{D}$  (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

### **Ordering Information**

-		
Order Number	Package Number	Package Description
74AC109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC109SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC109MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC109MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT109PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

## **Connection Diagram**



 $\mathsf{FACT}^{\mathsf{TM}}$  is a trademark of Fairchild Semiconductor Corporation.


## **Pin Descriptions**

Pin Names	Description
$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs

March 2007

<sup>©1988</sup> Fairchild Semiconductor Corporation 74AC109, 74ACT109 Rev. 1.5

## **Logic Symbols**



## **Truth Table**

Each half.

		Out	puts			
S_□	¯C <sub>D</sub>	СР	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	Н	Н
Н	Н	~	L	L	L	Н
Н	Н	~	Н	L	Тод	jgle
Н	Н	~	L	Н	Q <sub>0</sub>	$\overline{Q}_0$
Н	Н	~	Н	Н	Н	L
Н	Н	L	Х	Х	Q <sub>0</sub>	$\overline{Q}_0$

H = HIGH Voltage Level

L = LOW Voltage Level


✓ = LOW-to-HIGH Transition

X = Immaterial

 $Q_0(\overline{Q}_0) =$  Previous  $Q_0(\overline{Q}_0)$  before LOW-to-HIGH Transition of Clock

## Logic Diagram

One half shown.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

©1988 Fairchild Semiconductor Corporation 74AC109, 74ACT109 Rev. 1.5

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Ι <sub>Ο</sub>	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
TJ	Junction Temperature	140°C

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate, AC Devices:	125mV/ns
	$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}, \rm V_{CC}$ @ 3.3V, 4.5V, 5.5V	
$\Delta V / \Delta t$	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	$V_{IN}$ from 0.8V to 2.0V, $V_{CC}$ @ 4.5V, 5.5V	

	Parameter	V <sub>cc</sub>		T <sub>A</sub> = -	⊦25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol		(V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH	3.0	$V_{OUT} = 0.1V$	1.5	2.1	2.1	V
	Level Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	
		5.5	-	2.75	3.85	3.85	
V <sub>IL</sub>	Maximum LOW	3.0	$V_{OUT} = 0.1V$	1.5	0.9	0.9	V
	Level Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
V <sub>OH</sub>	Minimum HIGH	3.0	I <sub>OUT</sub> = -50μA	2.99	2.9	2.9	V
	Level Output Voltage	4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		3.0	$I_{OH} = -12mA$		2.56	2.46	
		4.5	$I_{OH} = -24 \text{mA}$		3.86	3.76	
		5.5	$I_{OH} = -24 m A^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW	3.0	Ι <sub>ΟUT</sub> = 50μΑ	0.002	0.1	0.1	V
	Level Output Voltage	4.5	_	0.001	0.1	0.1	
		5.5	_	0.001	0.1	0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		3.0	$I_{OL} = 12mA$		0.36	0.44	
		4.5	$I_{OL} = 24 \text{mA}$		0.36	0.44	
		5.5	$I_{OL} = 24 m A^{(1)}$		0.36	0.44	
I <sub>IN</sub> <sup>(3)</sup>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	±1.0	μA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(2)</sup>		V <sub>OHD</sub> = 3.85V Min.			-75	mA
I <sub>CC</sub> <sup>(3)</sup>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μA

#### Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

3.  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}.$ 

		V <sub>cc</sub>		T <sub>A</sub> = +	·25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH	4.5	$V_{OUT} = 0.1V \text{ or}$	1.5	2.0	2.0	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW	4.5	$V_{OUT} = 0.1V \text{ or}$	1.5	0.8	0.8	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH	4.5	I <sub>OUT</sub> =50μA	4.49	4.4	4.4	V
	Level Output Voltage	5.5		5.49	5.4	5.4	
	vollage		$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		4.5	$I_{OH} = -24mA$		3.86	3.76	
		5.5	$I_{OH} = -24 \text{mA}^{(4)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW	4.5	I <sub>OUT</sub> = 50μA	0.001	0.1	0.1	V
	Level Output Voltage	5.5		0.001	0.1	0.1	
	Voltage		$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		4.5	$I_{OL} = 24 mA$		0.36	0.44	
		5.5	$I_{OL} = 24 m A^{(4)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	± 1.0	μA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	$V_{OLD} = 1.65V$ Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(5)</sup>		V <sub>OHD</sub> = 3.85V Min.			-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μA

#### Notes:

4. All outputs loaded; thresholds on input associated with output under test.

5. Maximum test duration 2.0ms, one output loaded at a time.

Downloaded from Arrow.com.

## **AC Electrical Characteristics for AC**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF			$\begin{vmatrix} T_A = -40^{\circ}C \\ C_L = \end{vmatrix}$		
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(6)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	3.3	125	150		100		MHz
		5.0	150	175		125		
t <sub>PLH</sub>	Propagation Delay,	3.3	4.0	8.0	13.5	3.5	16.0	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	10.0	2.0	10.5	
t <sub>PHL</sub>	Propagation Delay,	3.3	3.0	8.0	14.0	3.0	14.5	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	2.0	6.0	10.0	1.5	10.5	
t <sub>PLH</sub>	Propagation Delay,	3.3	3.0	8.0	12.0	2.5	13.0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	9.0	2.0	10.0	
t <sub>PHL</sub>	Propagation Delay, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.3	3.0	10.0	12.0	3.0	13.5	ns
	$C_{Dn}$ or $S_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.0	7.5	9.5	2.0	10.5	

#### Note:

6. Voltage range 3.3 is  $3.3V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$ .

## AC Operating Requirements for AC

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$\label{eq:TA} \begin{split} T_A &= -40^\circ C \text{ to } +85^\circ C, \\ C_L &= 50 \text{ pF} \end{split}$	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(7)</sup>	Тур.	Gua	ranteed Minimum	Units
t <sub>S</sub>	Setup_Time, HIGH or LOW,	3.3	3.5	6.5	7.5	ns
	$J_n$ or $\overline{K}_n$ to $CP_n$	5.0	2.0	4.5	5.0	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-1.5	0	0	ns
	$J_n$ or $\overline{K}_n$ to $CP_n$	5.0	-0.5	0.5	0.5	
t <sub>W</sub>	Pulse Width, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	3.3	2.0	7.0	7.5	ns
		5.0	2.0	4.5	5.0	
t <sub>REC</sub>	Recovery Time,	3.3	-2.5	0	0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $CP_n$	5.0	-1.5	0	0	

Note:

7. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V

## **AC Electrical Characteristics for ACT**

			T <sub>A</sub> C	T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$ \begin{array}{c} T_{A}=-40^{\circ}C \text{ to } +85^{\circ}C,\\ C_{L}=50 pF \end{array} $		
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(8)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	145	210		125		MHz
t <sub>PLH</sub>	Propagation Delay, $CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	4.0	7.0	11.0	3.5	13.0	ns
t <sub>PHL</sub>	Propagation Delay, $CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	6.0	10.0	2.5	11.5	ns
t <sub>PLH</sub>	Propagation Delay, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	5.5	9.5	2.0	10.5	ns
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	6.0	10.0	2.0	11.5	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	1						

Note:

8. Voltage range 5.0 is 5.0V  $\pm$  0.5V

## **AC Operating Requirements for ACT**


			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$\label{eq:TA} \begin{split} T_A = -40^\circ C \ to \ +85^\circ C, \\ C_L = 50 pF \end{split}$	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(9)</sup>	Тур.	Gua	ranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW, $J_n$ or $\overline{K}_n$ to CP <sub>n</sub>	5.0	0.5	2.0	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, $J_n$ or $\overline{K}_n$ to $CP_n$	5.0	0	2.0	2.0	ns
t <sub>W</sub>	Pulse Width, CP <sub>n</sub> or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	5.0	3.0	5.0	6.0	ns
t <sub>rec</sub>	Recovery Time, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $CP_n$	5.0	-2.5	0	0	ns

Note:


9. Voltage range 5.0 is  $5.0V \pm 0.5V$ 

## Capacitance


Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = OPEN$	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 5.0V$	35.0	pF




74AC109, 74ACT109 Rev. 1.5



74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop



74AC109, 74ACT109 Rev. 1.5



74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop



U

74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE $x^{@}$ Across the board. Around the world. <sup>TM</sup> ActiveArray <sup>TM</sup> Bottomless <sup>TM</sup> Build it Now <sup>TM</sup> CoolFET <sup>TM</sup> COOLFET <sup>TM</sup> CROSSVOLT <sup>TM</sup> CTL <sup>TM</sup> Current Transfer Logic <sup>TM</sup> DOME <sup>TM</sup> E <sup>2</sup> CMOS <sup>TM</sup> E <sup>2</sup> CMOS <sup>TM</sup> EcoSPARK <sup>®</sup> Ensigna <sup>TM</sup> FACT Quiet Series <sup>TM</sup> FACT <sup>®</sup> FAST <sup>®</sup>	HiSeC <sup>™</sup> <i>i-Lo</i> <sup>™</sup> ImpliedDisconnect <sup>™</sup> IntelliMAX <sup>™</sup> ISOPLANAR <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCX <sup>™</sup> OCXPro <sup>™</sup> OCXPro <sup>™</sup> OPTOLOGIC <sup>®</sup> OPTOPLANAR <sup>®</sup> PACMAN <sup>™</sup> POP <sup>™</sup> Power220 <sup>®</sup> Power247 <sup>®</sup> PowerSaver <sup>™</sup>	Programmable Active Droop <sup>™</sup> QFET <sup>®</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> RapidConfigure <sup>™</sup> RapidConnect <sup>™</sup> ScalarPump <sup>™</sup> SMART START <sup>™</sup> SMART START <sup>™</sup> SMART START <sup>™</sup> SUperFET <sup>™</sup> SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> The Power Franchise <sup>®</sup> U <sup>™</sup>	TinyLogic <sup>®</sup> TINYOPTO™ TinyPower™ TruTranslation™ µSerDes™ UHC <sup>®</sup> UniFET™ VCX™ Wire™
GlobalOptoisolator™ GTO™	PowerEdge™ PowerSaver™ PowerTrench <sup>®</sup>	TinyBoost™ TinyBuck™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

**PRODUCT STATUS DEFINITIONS** 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

#### Rev. 124

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.