## NCP1410

## 250 mA Sync-Rect PFM Step-Up DC-DC Converter with Low-Battery Detector

NCP1410 is a monolithic micropower high frequency Boost (step-up) voltage switching converter IC specially designed for battery operated hand-held electronic products up to 250 mA loading. It integrates Synchronous Rectifier for improving efficiency as well as eliminating the external Schottky Diode. High switching frequency (up to 600 kHz ) allows low profile inductor and output capacitor being used. Low-Battery Detector, Logic-Controlled Shutdown and Cycle-by-Cycle Current Limit provide value-added features for various battery-operated applications. With all these functions ON, the device quiescent supply current is only $9.0 \mu \mathrm{~A}$ typical. This device is available in space saving compact Micro $8^{T M}$ package.

## Features

- High Efficiency up to $92 \%$
- Very Low Device Quiescent Supply Current of $9.0 \mu \mathrm{~A}$ Typical
- Allows use of Small Size Inductor and Capacitor
- Built-in Synchronous Rectifier (PFET) Eliminates One External Schottky Diode
- High Switching Frequency (up to 600 kHz ) Allows Use of Small Size Inductor and Capacitor
- High Accuracy Reference Output, $1.19 \mathrm{~V} \pm 0.6 \% @ 25^{\circ} \mathrm{C}$, can supply more than 2.5 mA when $\mathrm{V}_{\text {OUT }} \geq 3.3 \mathrm{~V}$
- 1.0 V Startup at No Load Guaranteed
- Output Voltage from 1.5 V to 5.5 V Adjustable
- Output Current up to $250 \mathrm{~mA} @ \mathrm{~V}_{\text {in }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$
- Logic-Controlled Shutdown
- Open Drain Low-Battery Detector Output
- 1.0 A Cycle-by-Cycle Current Limit
- Low Profile and Minimum External Parts
- Compact Micro8 Package
- Pb-Free Package is Available


## Typical Applications

- Personal Digital Assistant (PDA)
- Handheld Digital Audio Product
- Camcorders and Digital Still Camera
- Hand-held Instrument
- Conversion from One or Two NiMH or NiCd, or One Li-ion Cell to 3.3 V/5.0 V


## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com

MARKING DIAGRAM


A1 = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)


## PIN CONNECTIONS



ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NCP1410DMR2 | Micro8 | 4000 Tape \& Reel |
| NCP1410DMR2G | Micro8 <br> (Pb-Free) | 4000 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Typical Operating Circuit

MAXIMUM RATINGS (Note 1)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Device Power Supply (Pin 8) | $\mathrm{V}_{\text {OUT }}$ | -0.3 to 6.0 | V |
| Input/Output Pins (Pin 1-5, Pin 7) | $\mathrm{V}_{\text {IO }}$ | -0.3 to 6.0 | V |
| Thermal Characteristics - Micro8 Plastic Package |  |  |  |
| Maximum Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | 520 | mW |
| Thermal Resistance Junction to Air | $\mathrm{R}_{\text {өJA }}$ | 240 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests:

Human Body Model (HBM) $\pm 2.0 \mathrm{kV}$ per JEDEC standard: JESD22-A114.
Machine Model Method (MM) $\pm 200$ V per JEDEC standard: JESD22-A115.
2. The maximum package power dissipation limit must not be exceeded.

$$
P_{D}=\frac{T_{J(\max )}-T_{A}}{R_{\theta J A}}
$$

3. Latchup Current Maximum Rating: $\pm 150 \mathrm{~mA}$ per JEDEC standard: JESD78.
4. Moisture Sensitivity Level: MSL 1 per IPC/JEDEC standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical value, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for min/max values unless otherwise noted.)

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $\mathrm{V}_{\text {IN }}$ | 1.0 | - | 5.5 | V |
| Output Voltage Range (Adjusted by external feedback) | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\text {IN }}$ | - | 5.5 | V |
| Reference Voltage ( $\mathrm{C}_{\text {REF }}=150 \mathrm{nF}$, under no loading, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {REF_NL }}$ | 1.183 | 1.190 | 1.197 | V |
| Reference Voltage ( $\mathrm{C}_{\text {REF }}=150 \mathrm{nF}$, under no loading, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ ) | VREF_NL_A | 1.178 | - | 1.202 | V |
| Reference Voltage Temperature Coefficient | TC VREF | - | 0.03 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Reference Voltage Load Current ( $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, <br> $V_{\text {REF }}=V_{\text {REF_NL }} \pm 1.5 \%, C_{\text {REF }}=1.0 \mu$ F) (Note 5) | $I_{\text {REF }}$ | 2.5 | - | - | mA |
| $\begin{aligned} & \text { Reference Voltage Load Regulation (VOUT }=3.3 \mathrm{~V} \text {, } \\ & \left.\mathrm{I}_{\text {REF }}=0 \text { to } 100 \mu \mathrm{~A}, \mathrm{C}_{\text {REF }}=1.0 \mu \mathrm{~F}\right) \end{aligned}$ | $\mathrm{V}_{\text {REF_LOAD }}$ | - | 0.015 | 1.0 | mV |
| Reference Voltage Line Regulation ( $\mathrm{V}_{\mathrm{OUT}}$ from 1.5 V to 5.5 V , $\left.C_{R E F}=1.0 \mu \mathrm{~F}\right)$ | $\mathrm{V}_{\text {REF_LINE }}$ | - | 0.03 | 1.0 | $\mathrm{mV} / \mathrm{V}$ |
| FB, LBI Input Threshold (ILOAD $=0 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{FB}}, \mathrm{V}_{\text {LBI }}$ | 1.174 | 1.190 | 1.200 | V |
| N-FET ON Resistance | $\mathrm{R}_{\mathrm{DS} \text { (ON)-N }}$ |  | 0.6 |  | $\Omega$ |
| P-FET ON Resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {-P }}$ |  | 0.9 |  | $\Omega$ |
| LX Switch Current Limit (NFET) | ILIM | - | 1.0 | - | A |
| Operating Current into OUT ( $\mathrm{V}_{\mathrm{FB}}=1.4 \mathrm{~V}$, i.e. No switching, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{Q}}$ | - | 9.0 | 14 | $\mu \mathrm{A}$ |
| Shutdown Current into OUT (SHDN = GND) | $\mathrm{I}_{\text {SD }}$ | - | 0.05 | 1.0 | $\mu \mathrm{A}$ |
| LX Switch MAX. ON-Time ( $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ ) | ton | 1.2 | 1.4 | 1.8 | $\mu \mathrm{S}$ |
| LX Switch MIN. OFF-Time ( $\left.\mathrm{V}_{\text {FB }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}\right)$ | $\mathrm{t}_{\text {OFF }}$ | 0.25 | 0.31 | 0.37 | $\mu \mathrm{S}$ |
| FB Input Current | $\mathrm{I}_{\text {FB }}$ | - | 1.5 | 9.0 | nA |
| LBI Input Current | $\mathrm{l}_{\text {LBI }}$ | - | 1.5 | 8.0 | nA |
| LBO Low Output Voltage ( $\left.\mathrm{V}_{\text {LBI }}=0, \mathrm{I}_{\text {SINK }}=1.0 \mathrm{~mA}\right)$ | VLBO_L | - | - | 0.05 | V |
| SHDN Input Current | ISHDN | - | 1.5 | 8.0 | nA |
| SHDN Input Threshold, Low | $\mathrm{V}_{\text {SHDN_L }}$ | - | - | 0.3 | V |
| SHDN Input Threshold, High | $\mathrm{V}_{\text {SHDN_H }}$ | 0.6 | - | - | V |

5. Loading capability increases with $\mathrm{V}_{\text {OUT }}$.

PIN FUNCTION DESCRIPTIONS

| Pin \# | Symbol | Pin Description |
| :---: | :---: | :--- |
| 1 | FB | Output Voltage Feedback Input. |
| 2 | LBI | Low-Battery Detector Input. |
| 3 | LBO | Open-Drain Low-Battery Detector Output. Output is LOW when $V_{\text {LBI }}$ is $<1.178 \mathrm{~V}$. LBO is high impedance <br> during shutdown. |
| 4 | REF | 1.190 V Reference Voltage Output, bypass with 150 nF capacitor if this pin is not loaded, bypass with <br> $1.0 \mu \mathrm{~F}$ if this pin is loaded up to $2.5 \mathrm{~mA} @ \mathrm{~V}$ OUT $=3.3 \mathrm{~V}$. |
| 5 | SHDN | Shutdown Input. HIGH ( $>0.6 \mathrm{~V})=$ operating; LOW $(<0.3 \mathrm{~V})=$ shutdown. |
| 6 | GND | Ground. |
| 7 | LX | N-Channel and P-Channel Power MOSFET Drain Connection. |
| 8 | OUT | Power Output. OUT provides bootstrap power to the IC. |



Figure 2. Simplified Functional Diagram

## TYPICAL OPERATING CHARACTERISTICS



Figure 3. Reference Voltage vs. Output Current


Figure 5. Reference Voltage vs. Temperature


Figure 6. Switch ON Resistance vs. Temperature


Figure 8. Minimum Startup Battery Voltage vs. Loading Current


Figure 9. Efficiency vs. Load Current


Figure 11. Efficiency vs. Load Current


Figure 13. Efficiency vs. Load Current


Figure 10. Efficiency vs. Load Current


Figure 12. Efficiency vs. Load Current


Figure 14. Efficiency vs. Load Current

TYPICAL OPERATING CHARACTERISTICS


Figure 15. Output Voltage Change vs. Load Current


Figure 17. Output Ripple Voltage vs. Battery Input Voltage


Figure 19. No Load Operating Current vs. Input Voltage at OUT Pin


Figure 16. Output Voltage Change vs. Load Current


Figure 18. Output Ripple Voltage vs. Battery Input Voltage


Upper Trace: Output Voltage Waveform, $2.0 \mathrm{~V} /$ Division Lower Trace: Shutdown Pin Waveform, 1.0 V/Division

Figure 20. Startup Transient Response

## TYPICAL OPERATING CHARACTERISTICS



Upper Trace: Voltage at $L_{X}$ pin, 2.0 V/Division MiddleTrace Otuput Voltage Ripple, $50 \mathrm{mV} /$ Division Lower Trace: Inductor Current, $\mathrm{I}_{\mathrm{L}}, 10 \mathrm{~mA} /$ Division
Figure 21. Continuous Conduction Mode Switching Waveform

( $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$, to $3.0 \mathrm{~V}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=33 \mu \mathrm{~F}$ )
Upper Trace: Battery Voltage, $\mathrm{V}_{\mathrm{IN}}, 1.0 \mathrm{~V} /$ Division Lower Trace: Output Voltage Ripple, $100 \mathrm{mV} /$ Division

Figure 23. Line Transient Response for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}\right.$ to $100 \mathrm{~mA} ; \mathrm{L}=22 \mu \mathrm{H}$,
Cout $=33 \mu \mathrm{~F}$ )
Upper Trace: Output Voltage Ripple, $100 \mathrm{mV} /$ Division Lower Trace: Load Current, ILOAD, $50 \mathrm{~mA} /$ Division

Figure 25. Load Transient Response for $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$


Upper Trace: Voltage at $\mathrm{L}_{x}$ pin, $2.0 \mathrm{~V} /$ Division MiddleTrace Otuput Voltage Ripple, $50 \mathrm{mV} /$ Division Lower Trace: Inductor Current, $\mathrm{I}_{\mathrm{L}}, 10 \mathrm{~mA} /$ Division
Figure 22. Discontinuous Conduction Mode Switching Waveform

( $V_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ to $100 \mathrm{~mA} ; \mathrm{L}=22 \mu \mathrm{H}$,
$\mathrm{C}_{\text {Out }}=33 \mu \mathrm{~F}$ )
Upper Trace: Output Voltage Ripple, $100 \mathrm{mV} /$ Division Lower Trace: Load Current, ILOAD, $50 \mathrm{~mA} /$ Division

Figure 24. Load Transient Response for $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$

(VOUT $=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ to $100 \mathrm{~mA} ; \mathrm{L}=22 \mu \mathrm{H}$,
Cout $=33 \mu$ F)
Upper Trace: Output Voltage Ripple, $100 \mathrm{mV} /$ Division Lower Trace: Load Current, ILOAD, $50 \mathrm{~mA} /$ Division

Figure 26. Load Transient Response for $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$

## DETAILED OPERATION DESCRIPTIONS

NCP1410 is a monolithic micropower high frequency step-up voltage switching converter IC specially designed for battery operated hand-held electronic products up to 250 mA loading. It integrates Synchronous Rectifier for improving efficiency as well as eliminating the external Schottky Diode. High switching frequency (up to 600 kHz ) allows low profile inductor and output capacitor being used. Low-Battery Detector, Logic-Controlled Shutdown and Cycle-by-Cycle Current Limit provide value-added features for various battery-operated application. With all these functions ON, the quiescent supply current is only $9.0 \mu \mathrm{~A}$ typical. This device is available in a compact Micro8 package.

## PFM Regulation Scheme

From the simplified Functional Diagram (Figure 2), the output voltage is divided down and fed back to pin 1 (FB). This voltage goes to the non-inverting input of the PFM comparator whereas the comparator's inverting input is connected to REF. A switching cycle is initiated by the falling edge of the comparator, at the moment, the main switch (M1) is turned ON. After the maximum ON-time (typical $1.4 \mu \mathrm{~S}$ ) elapses or the current limit is reached, M1 is turned OFF, and the synchronous switch (M2) is turned ON. The M1 OFF time is not less than the minimum OFF-time (typical $0.31 \mu \mathrm{~S}$ ), this is to ensure energy transfer from the inductor to the output capacitor. If the regulator is operating at continuous conduction mode (CCM), M2 is turned OFF just before M1 is supposed to be ON again. If the regulator is operating at discontinuous conduction mode (DCM), which means the coil current will decrease to zero before the next cycle, M1 is turned OFF as the coil current is almost reaching zero. The comparator (ZLC) with fixed offset is dedicated to sense the voltage drop across M2 as it is conducting, when the voltage drop is below the offset, the ZLC comparator output goes HIGH, and M2 is turned OFF. Negative feedback of closed loop operation regulates voltage at pin $1(\mathrm{FB})$ equal to the internal voltage reference (1.190 V).

## Synchronous Rectification

Synchronous Rectifier is used to replace Schottky Diode for eliminating the conduction loss contributed by forward voltage of the latter. Synchronous Rectifier is normally realized by powerFET with gate control circuitry which, however, involved relative complicated timing concerns.

As main switch M1 is being turned OFF, if the synchronous switch M2 is just turned ON with M1 not being completed turned OFF, current will be shunt from the output bulk capacitor through M2 and M1 to ground. This power loss lowers overall efficiency. So a certain amount of dead time is introduced to make sure M1 is completely OFF before M 2 is being turned ON .

When the main regulator is operating in CCM, as M2 is being turned OFF, and M1 is just turned ON with M2 not being completed OFF, the above mentioned situation will occur. So dead time is introduced to make sure M2 is completed OFF before M1 is being turned ON.

When the regulator is operating in DCM, as coil current is dropped to zero, M2 is supposed to be OFF. Fail to do so, reverse current will flow from the output bulk capacitor through M2 and then the inductor to the battery input. It causes damage to the battery. So the ZLC comparator comes with fixed offset voltage to switch M2 OFF before any reverse current builds up. However, if M2 is switch OFF too early, large residue coil current flows through the body diode of M2 and increases conduction loss. Therefore, determination on the offset voltage is essential for optimum performance.

With the implementation of synchronous rectification, efficiency can be as high as $92 \%$. For single cell input voltage, use an external Schottky diode such as MBR0520 connected from pin 7 to pin 8 to ensure start-up.

## Cycle-by-Cycle Current Limit

From Figure 2, SENSEFET is applied to sample the coil current as M1 is ON. With that sample current flowing through a sense resistor, sense-voltage is developed. Threshold detector (ILIM) detects whether the sense-voltage is higher than preset level. If it happens, detector output signifies the CONTROL LOGIC to switch OFF M1, and M1 can only be switched ON as next cycle starts after the minimum OFF-time (typical $0.31 \mu \mathrm{~S}$ ). With properly sizing of SENSEFET and sense resistor, the peak coil current limit is set at 1.0 A typically.

## Voltage Reference

The voltage at REF is set typically at +1.190 V . It can output up to 2.5 mA with load regulation $\pm 1.5 \%$, at $\mathrm{V}_{\text {OUT }}$ equal to 3.3 V . If $\mathrm{V}_{\text {OUT }}$ is increased, the REF load capability can also be increased. A bypass capacitor of $0.15 \mu \mathrm{~F}$ is required for proper operation when REF is not loaded. If REF is loaded, $1.0 \mu \mathrm{~F}$ capacitor at REF is needed.

## Shutdown

The IC is shutdown when the voltage at pin $5(\overline{\mathrm{SHDN}})$ is pulled lower than 0.3 V . During shutdown, M1 and M2 are both switched OFF, however, the body diode of M2 allows current flow from battery to the output, the IC internal circuit will consume less than $0.05 \mu \mathrm{~A}$ current typically. If the pin 5 voltage is pull higher than 0.6 V , for example, by a resistor connected to VIN, the IC is enabled, and the internal circuit will only consume $9.0 \mu \mathrm{~A}$ current typically from the OUT pin. Refer to Figure 2, the product of $\mathrm{R}_{\text {SHDN }}$ and $\mathrm{C}_{\text {SHDN }}$ must be larger than ( $500 \mathrm{k} \cdot 56 \mathrm{nF}$, i.e. 28 msec ). This is to provide reset pulse for startup as battery is plugged in.

## Low-Battery Detection

A comparator with 30 mV hysteresis is applied to perform the low-battery detection function. When pin 2 (LBI) is at a voltage, which can be defined by a resistor divider from the battery voltage, lower than the internal reference voltage, 1.190 V , the comparator output will cause a 50 Ohm low side switch to be turned ON. It will pull down the voltage at pin 3 (LBO) which has a hundreds kilo-Ohm of pull-high resistance. If the pin 2 voltage is higher than $1.190 \mathrm{~V}+$ 30 mV , the comparator output will cause the 50 Ohm low side switch to be turned OFF, pin 3 will become high impedance, and its voltage will be pulled high by the external resistor.

## APPLICATIONS INFORMATION

## Output Voltage Setting

The output voltage of the converter is determined by the external feedback network comprised of $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ and the relationship is given by:

$$
\mathrm{V}_{\text {OUT }}=1.190 \mathrm{~V} \times\left(1+\frac{\mathrm{R}_{\text {FB1 }}}{\mathrm{R}_{\text {FB2 }}}\right)
$$

where $R_{F 2}$ and $R_{F 1}$ are the upper and lower feedback resistors respectively.

## Low Battery Detect Level Setting

The Low Battery Detect Voltage of the converter is determined by the external divider network comprised of $R_{\text {LB1 }}$ and $R_{\text {LB2 }}$ and the relationship is given by:

$$
v_{\mathrm{LB}}=1.190 \mathrm{~V} \times\left(1+\frac{R_{\mathrm{LB} 1}}{\mathrm{R}_{\mathrm{LB} 2}}\right)
$$

where $R_{\text {LB1 }}$ and $R_{\text {LB2 } 2}$ are the upper and lower divider resistors respectively.

## Inductor Selection

The NCP1410 is tested to produce optimum performance with a $22 \mu \mathrm{H}$ inductor at $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ supplying output current up to 250 mA . For other input/output requirements, inductance in the range $10 \mu \mathrm{H}$ to $47 \mu \mathrm{H}$ can be used according to end application specifications. Selecting an inductor is a compromise between output current capability and tolerable output voltage ripple. Of course, the first thing we need to obey is to keep the peak inductor current below its saturation limit at maximum current and the $\mathrm{I}_{\text {LIM }}$ of the device. In NCP1410, $\mathrm{I}_{\text {LIM }}$ is set at 1 A . As a rule of thumb, low inductance values supply higher output current, but also increase the ripple at output and reducing efficiency, on the other hand, high inductance values can improve output ripple and efficiency, however it also limit the output current capability at the same time. One other parameter of the inductor is its DC resistance, this resistance can introduce unwanted power loss and hence reduce overall efficiency, the basic rule is selecting an inductor with lowest DC resistance within the board space limitation of the end application.

## Capacitors Selection

In all switching mode boost converter applications, both the input and output terminals sees pulsating voltage/current waveforms. The currents flowing into and out of the capacitors multiplying with the Equivalent Series Resistance (ESR) of the capacitor producing ripple voltage at the terminals. During the syn-rect switch off cycle, the charges stored in the output capacitor is used to sustain the output load current. Load current at this period and the ESR combined and reflected as ripple at the output terminals. For all cases, the lower the capacitor ESR, the lower the ripple voltage at output. As a general guide line, low ESR capacitors should be used. Ceramic capacitors have the lowest ESR, but low ESR tantalum capacitors can also be used as a cost effective substitute.

## Optional Startup Schottky Diode for Low Battery Voltage

In general operation, no external Schottky diode is required, however, in case you are intended to operate the device close to 1 V level, a Schottky diode connected between the LX and OUT pins as shown in Figure 27 can help during startup of the converter. The effect of the additional Schottky was shown in Figure 8.


Figure 27. Schottky Device Between LX and OUT Pins

## PCB Layout Recommendations

Good PCB layout plays an important role in switching mode power conversion. Careful PCB layout can help to minimize ground bounce, EMI noise and unwanted feedback that can affect the performance of the converter. Hints in the following paragraphs, can be used as guidelines in most situations.

## Grounding

Star-ground connection should be used to connect the output power return ground, the input power return ground and the device power ground together at one point. All high current running paths must be thick enough for current flowing through and producing insignificant voltage drop along the path. Feedback signal path must be separated with the main current path and sensing directly at the anode of the output capacitor.

## Components Placement

Power components, i.e. input capacitor, inductor and output capacitor, must be placed as close together as possible. All connecting traces must be short, direct and thick. High current flowing and switching paths must be kept away from the feedback (FB, pin 1) terminal to avoid unwanted injection of noise into the feedback path.

## Feedback Network

Feedback of the output voltage must be a separate trace detached from the power path. External feedback network must be placed very close to the feedback (FB, pin 1) pin and sensing the output voltage directly at the anode of the output capacitor.

## TYPICAL APPLICATION CIRCUIT



Figure 28. Typical Application Schematic for 2 Alkaline Cells Supply

## GENERAL DESIGN PROCEDURES

Switching mode converter design is considered as black magic to most engineers, some complicate empirical formulae are available for reference usage. Those formulae are derived form the assumption that the key components, i.e. power inductor and capacitors are available with no tolerance. Practically, its not true, the result is not a matter of how accurate the equations you are using to calculate the component values, the outcome is still somehow away from the optimum point. In below a simple method base on the most basic first order equations to estimate the inductor and capacitor values for NCP1410 operate in Continuous Conduction Mode is introduced. The component value set can be used as a starting point to fine tune the circuit operation. By all means, detail bench testing is needed to get the best performance out of the circuit.

## Design Parameters:

$\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$ to 3.0 V , Typical 2.4 V
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$
$\mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}(250 \mathrm{~mA}$ max $)$
$\mathrm{V}_{\mathrm{LB}}=2.0 \mathrm{~V}$
V OUT-RIPPLE $=40 \mathrm{mV}_{\text {P-P }}$ at $\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}$
Calculate the feedback network:
Select $\mathrm{R}_{\mathrm{FB} 2}=200 \mathrm{~K}$

$$
\begin{aligned}
& R_{F B 1}=\operatorname{RFB}_{\text {F }}\left(\frac{V_{\text {OUT }}}{V_{\text {REF }}}-1\right) \\
& R_{\text {FB1 }}=200 \mathrm{~K}\left(\frac{3.3 \mathrm{~V}}{1.19 \mathrm{~V}}-1\right)=355 \mathrm{~K}
\end{aligned}
$$

Calculate the Low Battery Detect divider:
$\mathrm{V}_{\mathrm{LB}}=2.0 \mathrm{~V}$
Select $R_{\text {LB2 }}=330 \mathrm{~K}$

$$
\begin{aligned}
& R_{\mathrm{LB} 1}=\mathrm{R}_{\mathrm{LB} 2}\left(\frac{\mathrm{~V}_{\mathrm{LB}}}{V_{\mathrm{REF}}}-1\right) \\
& \mathrm{R}_{\mathrm{LB} 1}=330 \mathrm{~K}\left(\frac{2.0 \mathrm{~V}}{1.19 \mathrm{~V}}-1\right)=225 \mathrm{~K}
\end{aligned}
$$

Determine the Steady State Duty Ratio, D for typical $\mathrm{V}_{\mathrm{IN}}$, operation will be optimized around this point:

$$
\begin{gathered}
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{1}{1-\mathrm{D}} \\
\mathrm{D}=1-\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}}=1-\frac{2.4 \mathrm{~V}}{3.3 \mathrm{~V}}=0.273
\end{gathered}
$$

Determine the average inductor current, $\mathrm{I}_{\text {LAVG }}$ at maximum IOUT:

$$
\text { lLAVG }=\frac{\text { IOUT }}{1-D}=\frac{250 \mathrm{~mA}}{1-0.273}=344 \mathrm{~mA}
$$

Determine the peak inductor ripple current, IRIPPLE-P and calculate the inductor value:

Assume $\mathrm{I}_{\text {RIPPLE-P }}$ is $20 \%$ of $\mathrm{I}_{\text {LAVG }}$, the inductance of the power inductor can be calculated as in below:

$$
\begin{aligned}
& \text { I RIPPLE-P }=0.20 \times 344 \mathrm{~mA}=68.8 \mathrm{~mA} \\
& \quad \mathrm{~L}=\frac{\mathrm{VIN}^{2} \times \mathrm{tON}}{2 \text { IRIPPLE }-\mathrm{P}}=\frac{2.4 \mathrm{~V} \times 1.4 \mu \mathrm{~S}}{2(68.8 \mathrm{~mA})}=24.4 \mu \mathrm{H}
\end{aligned}
$$

Standard value of $22 \mu \mathrm{H}$ is selected for initial trial.
Determine the output voltage ripple, VOUT-RIPPLE and calculate the output capacitor value:
VOUT-RIPPLE $=40 \mathrm{mV}$ P-P at $\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}$
COUT $>\frac{\text { IOUT } \times \text { tON }}{\text { VOUT-RIPPLE }- \text { IOUT } \times \text { ESRCOUT }}$
where $\mathrm{t}_{\mathrm{ON}}=1.4 \mu \mathrm{~S}$ and $\mathrm{ESR}_{\text {COUT }}=0.1 \Omega$,

$$
\text { COUT }>\frac{250 \mathrm{~mA} \times 1.4 \mu \mathrm{~S}}{40 \mathrm{mV}-250 \mathrm{~mA} \times 0.1 \Omega}=23.33 \mu \mathrm{~F}
$$

From above calculation, you need at least $23.33 \mu \mathrm{~F}$ in order to achieve the specified ripple level at conditions stated. Practically, a one level larger capacitor will be used to accommodate factors not take into account in the calculation, therefore a capacitor value of $33 \mu \mathrm{~F}$ is selected.

## PACKAGE DIMENSIONS

## Micro8 <br> DM SUFFIX <br> CASE 846A-02 <br> ISSUE H



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED BuRRS. MOLD PLASH,
DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. 846A-01 OBSOLETE, NEW STANDARD 846A-02.

|  | MILLIMETERS |  |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | NOM | MAX | MIN | NOM | MAX |  |
| A | -- | -- | 1.10 | -- | -- | 0.043 |  |
| A1 | 0.05 | 0.08 | 0.15 | 0.002 | 0.003 | 0.006 |  |
| b | 0.25 | 0.33 | 0.40 | 0.010 | 0.013 | 0.016 |  |
| c | 0.13 | 0.18 | 0.23 | 0.005 | 0.007 | 0.009 |  |
| D | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |  |
| E | 2.90 | 3.00 | 3.10 | 0.114 | 0.118 | 0.122 |  |
| e | 0.65 BSC |  |  |  | 0.026 BSC |  |  |
| L | 0.40 | 0.55 | 0.70 | 0.016 | 0.021 | 0.028 |  |
| HE | 4.75 | 4.90 | 5.05 | 0.187 | 0.193 | 0.199 |  |

SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a trademark of International Rectifier.
ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

