


# RHF310, RHF310A

# Rad-hard 400 µA high-speed operational amplifier

Datasheet - production data



## Features

- Ultra-low consumption:
  - 2 mW operating
  - 400 µA quiescent current
- Bandwidth: 120 MHz (gain = 2)
- Slew rate: 115 V/µs
- Specified on 1 kΩ

- Input noise: 7.5 nV/√ Hz
- 5 V power supply
- ELDRS free up to 300 krad
- SEL immune at 110 MeV.cm<sup>2</sup>/mg
- SET characterized

## Applications

- Low-power, high-speed systems
- Communication and space equipment
- Harsh environments
- ADC drivers

## Description

The RHF310, RHF310A device is a very low power, high-speed, single operational amplifier. A bandwidth of 120 MHz is achieved while drawing only 400  $\mu$ A of quiescent current. This low-power characteristic is particularly suitable for highspeed battery powered devices requiring dynamic performance. The RHF310 is mounted in a Flat-8 hermetic package with 3 mm leads (Flat-8S) and the RHF310A is mounted in a Flat-8 hermetic package with 8 mm leads (Flat-8).

Table 1: Device summary									
Parameter	RHF310K1	RHF310K-01V	RHF310AK1	RHF310AK01V					
SMD (1)	—	5962F07233	—	5962F07233					
Quality level	Engineering model	QML-V flight	Engineering model	QML-V flight					
Package and mass	Flat-8S, 0	).45 g	Flat-8, 0.45 g						
EPPL <sup>(2)</sup>	_	Yes	_	Yes					
Temp. range		-55 °C to 125 °C							

## Notes:

<sup>(1)</sup>SMD: standard microcircuit drawing

<sup>(2)</sup>EPPL = European preferred part list



Contact your ST sales office for information on the specific conditions for products in die form and QML-Q versions.

March 2017

DocID15577 Rev 6

www.st.com


This is information on a product in full production.

# Contents

1	Pin des	cription		3
2	Absolut	e maximu	Im ratings and operating conditions	4
3	Electric	al charact	teristics	5
4	Electric	al charact	teristic curves	7
5	Radiatio	ons		11
	5.1	Introduct	ion	11
	5.2	Total ioni	zing dose (TID)	11
	5.3	Heavy io	ns	11
6	Device	descriptic	on and operation	12
	6.1	Power su	pply considerations	12
		6.1.1	Single power supply	12
	6.2	Noise me	easurements	14
		6.2.1	Measurement of the input voltage noise eN	15
		6.2.2	Measurement of the negative input current noise iNn	15
		6.2.3	Measurement of the positive input current noise iNp	15
	6.3	Intermod	ulation distortion product	16
	6.4	Bias of a	n inverting amplifier	17
	6.5	Active filt	ering	18
7	Package	e informa <sup>.</sup>	tion	20
	7.1	Ceramic	Flat-8S package information	21
	7.2	Ceramic	Flat-8 package information	
8	Orderin	g informa	tion	23
9	Other in	formation	۰	24
	9.1	Data cod	е	24
	9.2	Documer	ntation	24
10	Revisio	n history		25



# 1 Pin description



1. In the case of the Ceramic Flat-8, the upper metallic lid is electrically connected to pin 5



2

# Absolute maximum ratings and operating conditions

Symbo I	Parame	Value	Unit			
Vcc	Supply voltage (voltage difference between -Vc	Supply voltage (voltage difference between -Vcc and Vcc pins) $^{(1)}$				
Vid	Differential input voltage (2)		±0.5	V		
Vin	Input voltage range (3)		±2.5			
T <sub>stg</sub>	Storage temperature		-65 to 150	- °C		
Tj	Maximum junction temperature		150	C		
R <sub>thja</sub>	Thermal resistance junction to a	ambient area	150	°C/W		
Rthjc	Thermal resistance junction to c	case	22	C/VV		
P <sub>max</sub>	Maximum power dissipation $^{(4)}$ (at T <sub>amb</sub> = 25 °C) for T <sub>j</sub> = 150 °C	;	830	mW		
	HBM: human body model <sup>(5)</sup>	Pins 1, 4, 5, 6, 7 and 8	2	kV		
		Pins 2 and 3	0.5	ΝV		
ESD	MM: machine model <sup>(6)</sup>	Pins 1, 4, 5, 6, 7 and 8	200	V		
		Pins 2 and 3	60	v		
	CDM: charged device model (al	1.5	kV			
	Latch-up immunity	200	mA			

## Table 2: Absolute maximum ratings

#### Notes:

 $^{(1)}\mbox{All}$  voltage values are measured with respect to the ground pin.

<sup>(2)</sup>The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.

 $^{(3)}$ The magnitude of the input and output voltage must never exceed V<sub>CC</sub> + 0.3 V.

<sup>(4)</sup>Short-circuits can cause excessive heating. Destructive dissipation can result from short circuits on amplifiers.

 $^{(5)}$ Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k $\Omega$  resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

<sup>(6)</sup>This is a minimum value. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5  $\Omega$ ). This is done for all couples of connected pin combinations while the other pins are floating.

<sup>(7)</sup>Charged device model: all pins and package are charged together to the specified voltage and then discharged directly to ground through only one pin. This is done for all pins.

Symbol	Parameter	Value	Unit	
Vcc	Supply voltage	4.5 to 5.5	V	
Vicm	Common-mode input voltage	-Vcc + 1.5 V to Vcc - 1.5 V	v	
Tamb	Operating free-air temperature range (1)	-55 to 125	°C	

#### Notes:

<sup>(1)</sup>Tj must never exceed 150 °C. P = (T<sub>j</sub> - T<sub>amb</sub> / R<sub>thja</sub> = (T<sub>j</sub> - T<sub>case</sub>) / R<sub>thjc</sub> where P is the power that the RHF310, RHF310A must dissipate in the application.

4/26

DocID15577 Rev 6



# **3** Electrical characteristics

Table 4: Electrical characteristics for  $V_{CC} = \pm 2.5 \text{ V}$ ,  $T_{amb} = 25 \text{ °C}$  (unless otherwise specified)

Symbol	Parameter	Parameter Test conditions		Min.	Тур.	Max.	Unit
DC perfo	rmance						
			125 °C	-6.5		6.5	
Vio	Input offset voltage		25 °C	-6.5	1.7	6.5	mV
			-55 °C	-6.5		6.5	
			125 °C			15	
l <sub>ib+</sub>	Non-inverting input bias current		25 °C		3.1	12	
			-55 °C			15	
			125 °C			7	μA
I <sub>ib-</sub>	Inverting input bias current		25 °C		0.1	5	
			-55 °C			7	
			125 °C	55			
CMR	Common mode rejection ratio, 20 log (ΔV <sub>ic</sub> /ΔV <sub>io</sub> )	$\Delta V_{ic} = \pm 1 V$	25 °C	57	61		
	20 log (Δν <sub>ic</sub> /Δν <sub>io</sub> )		-55 °C	55			
	Supply voltage rejection ratio, 20 log ( $\Delta V_{cc}/\Delta V_{out}$ )	$\Delta V_{CC} = 3.5 \text{ V to 5 V}$	125 °C	50			dB
SVR			25 °C	65	82		
			-55 °C	50			
PSRR	Power supply rejection ratio, 20 log ( $\Delta V_{cc}/\Delta V_{out}$ )	$\Delta V_{CC} = 200 \text{ mV}_{pp} \text{ at}$ 1 kHz	25 °C		50		
	Supply current		125 °C			600	μA
Icc			25 °C		400	530	
		-55 °C				600	
Dynamic	performance and output character	stics					
		$\Delta V_{out} = \pm 1 V,$ R <sub>L</sub> = 1 kΩ	125 °C	500			
Rol	Transimpedance		25 °C	600	1450		kΩ
			-55 °C	500			
		$R_{fb}$ = 3 k $\Omega$ , $A_V$ = 1	25 °C		230		
		$R_{fb}$ = 510 $\Omega$ , $A_V$ = 10	25 °C		26		
			125 °C	70			
	Small signal -3 dB bandwidth on 1 k $\Omega$ load	RHF310, $R_{fb}$ = 3 k $\Omega$ , A <sub>V</sub> = 2	25 °C	70	120		
Bw		Av - 2	-55 °C	70			MHz
		RHF310A, R <sub>fb</sub> = 3 kΩ, A <sub>V</sub> = 2	25 °C		120		
	Gain flatness at 0.1 dB	$V_{out} = 20 \text{ mV}_{pp},$ $A_V = 2, R_L = 1 \text{ k}\Omega$	25 °C		25		
SR	Slew rate <sup>(1)</sup>	$\label{eq:Vout} \begin{split} V_{out} &= 2 \; V_{pp}, \; A_V = 2, \\ R_L &= 100 \; \Omega \end{split}$	25 °C	90	115		V/µs



## **Electrical** characteristics

## RHF310, RHF310A

						-	II OTOA	
Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit	
			125 °C	1.5				
Voh	High-level output voltage	R <sub>L</sub> = 100 Ω	25 °C	1.55	1.65			
			-55 °C	1.5				
			125 °C			-1.5	V	
Vol	Low-level output voltage	R <sub>L</sub> = 100 Ω	25 °C		-1.66	-1.55		
			-55 °C			-1.5		
			125 °C	70				
	lsink <sup>(2)</sup>	Output to GND	25 °C	70	110		- mA	
			-55 °C	70				
lout		Output to GND	125 °C	60				
	Isource <sup>(3)</sup>		25 °C	60	100			
			-55 °C	60				
Noise an	d distortion					1 1		
eN	Equivalent input noise voltage (4)	F = 100 kHz	25 °C		7.5		nV/ √Hz	
	Equivalent positive input noise current <sup>(4)</sup>	F = 100 kHz	25 °C		13		pA/	
iN	Equivalent negative input noise current <sup>(4)</sup>	F = 100 kHz	25 °C		6		√Hz	
		$A_V = +2$ , $V_{out} = 2 V_{pp}$ , R <sub>L</sub> = 100 Ω	25 °C					
SFDR	Spurious free dynamic range	F = 1 MHz	25 °C		-87		dBc	
		F = 10 MHz	25 °C		-55			

### Notes:

<sup>(1)</sup>Guaranteed by characterization of initial design release and upon design or process changes which affect this parameter. <sup>(2)</sup>See *Figure 11* for more details.

<sup>(3)</sup>See *Figure 12* for more details.

<sup>(4)</sup>See Section 6.3: "Intermodulation distortion product".


## Table 5: Closed-loop gain and feedback components


Gain (V/V)	+ 2	- 2	+ 4	- 4	+ 10	- 10
R <sub>fb</sub> (Ω)	1.2 k	1 k	150	300	100	180




# 4 Electrical chara











DoclD15577 Rev 6


57



## RHF310, RHF310A








8/26

DocID15577 Rev 6



#### RHF310, RHF310A

#### Electrical characteristic curves



- 3

57

-40 - 20

20

0

40 60

Temperature (°C)

DocID15577 Rev 6

80

100 120

1.0

-40

- 20

0

20

40 60

Temperature (C)

80


100


120

9/26

## Electrical characteristic curves

#### RHF310, RHF310A





DocID15577 Rev 6



# 5 Radiations

## 5.1 Introduction

Table 6 summarizes the radiation performance of the RHF310, RHF310A.

Туре	Features		Value	Unit			
	High-dose rate		300				
TID	Low-dose rate		300	krad			
	ELDRS		300				
	SEL immunity (at 125 °C) u	ip to:	110	MeV.cm²/mg			
		Inverting	No SET				
Heavy ions		Non invorting	LET <sub>th</sub> = 18	MeV.cm²/mg			
Tieavy Ions	SET characterized	Non-inverting	σ = 1.00E-06	cm²/device			
		Subtracting	$LET_{th} = 7$	MeV.cm <sup>2</sup> /mg			
		Subtracting	σ = 2.00E-05	cm²/device			

## Table 6: Radiations

## 5.2 Total ionizing dose (TID)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 test method 1019 specification.

The RHF310, RHF310A is RHA QML-V qualified, and is tested and characterized in full compliance with the MIL-STD-883 specification. It uses a mixed bipolar and CMOS technology and is tested both below 10 mrad/s (low dose rate) and between 50 and 300 rad/s (high dose rate).

- The ELDRS characterization is performed in qualification only on both biased and unbiased parts, on a sample of ten units from two different wafer lots.
- Each wafer lot is tested at high-dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

## 5.3 Heavy ions




The heavy ion trials are performed on qualification lots only. No additional test is performed.



# 6 Device description and operation

## 6.1 **Power supply considerations**

Correct power supply bypassing is very important for optimizing the performance of the device in high-frequency ranges. The bypass capacitors should be placed as close as possible to the IC pins to improve high-frequency bypassing. A capacitor greater than 1  $\mu$ F is necessary to minimize the distortion. For better quality bypassing, a capacitor of 10 nF can be added, which should also be placed as close as possible to the IC pins. The bypass capacitors must be incorporated for both the negative and positive supply.





## 6.1.1 Single power supply

If you use a single-supply system, biasing is necessary to obtain a positive output dynamic range between the 0 V and V<sub>CC</sub> supply rails. Considering the values of V<sub>OH</sub> and V<sub>OL</sub>, the amplifier provides an output swing from 0.9 V to 4.1 V on a 1 k $\Omega$  load.

The amplifier must be biased with a mid-supply (nominally V<sub>CC</sub>/2) in order to maintain the DC component of the signal at this value. Several options are possible to provide this bias supply, such as a virtual ground using an operational amplifier or a two-resistance divider (which is the cheapest solution). A high resistance value is required to limit the current consumption. On the other hand, the current must be high enough to bias the non-inverting input of the amplifier. If we consider this bias current (55  $\mu$ A maximum) as 1 % of the current through the resistance divider, two resistances of 470  $\Omega$  can be used to maintain a mid-supply.


The input provides a high-pass filter with a break frequency below 10 Hz, which is necessary to remove the original 0 V DC component of the input signal and to set it at  $V_{CC}/2$ .


12/26



Figure 24 illustrates a 5 V single power supply configuration.

A capacitor  $C_G$  is added in the gain network to ensure a unity gain at low frequencies to keep the right DC component at the output.  $C_G$  contributes to a high-pass filter with  $R_{fb}//R_G$  and its value is calculated with regard to the cut-off frequency of this low-pass filter.








## 6.2 Noise measurements

The noise model is shown in Figure 25.

- eN: input voltage noise of the amplifier
- iNn: negative input current noise of the amplifier
- iNp: positive input current noise of the amplifier



The thermal noise of a resistance R is:

## $\sqrt{4kTR}$ F

Where  $\Delta F$  is the specified bandwidth, and k is the Boltzmann's constant, equal to 1,374.10-23J/°K. T is the temperature (°K).

On a 1 Hz bandwidth the thermal noise is reduced to:

√4kTR

The output noise eNo is calculated using the superposition theorem. However, eNo is not the simple sum of all noise sources but rather the square root of the sum of the square of each noise source, as shown in *Equation 1*.

**Equation 1** 

$$eNo = \sqrt{V1^2 + V2^2 + V3^2 + V4^2 + V5^2 + V6^2}$$

14/26

DocID15577 Rev 6



#### **Equation 2**

$$eNo^{2} = eN^{2} \cdot g^{2} + iNn^{2} \cdot R2^{2} + iNp^{2} \cdot R3^{2} \cdot g^{2} + \frac{R2^{2}}{R1} \cdot 4kTR1 + 4kTR2 + 1 \frac{R2^{2}}{R1} \cdot 4kTR3 + \frac{R2^{2}}{R1} \cdot \frac{R2^{2}}$$

The input noise of the instrumentation must be extracted from the measured noise value. The real output noise value of the driver is shown in *Equation 3*.

#### Equation 3

$$eNo = \sqrt{(Measured)^2 - (instrumentation)^2}$$

The input noise is called **equivalent input noise** because it is not directly measured but is evaluated from the measurement of the output divided by the closed loop gain (eNo/g).

After simplification of the fourth and fifth terms of *Equation 2*, you obtain *Equation 4*.

## **Equation 4**

$$eNo^2 = eN^2 \cdot g^2 + iNn^2 \cdot R2^2 + iNp^2 \cdot R3^2 \cdot g^2 + g \cdot 4kTR2 + 1 - \frac{R2^2}{R1} \cdot 4kTR3$$

## 6.2.1 Measurement of the input voltage noise eN

Assuming a short-circuit on the non-inverting input (R3 = 0), from *Equation 4* you can derive *Equation 5*.

## **Equation 5**

$$eNo = \sqrt{eN^2 \cdot g^2 + iNn^2 \cdot R2^2 + g \cdot 4kTR2}$$

To easily extract the value of eN, the resistance R2 must be as low as possible. On the other hand, the gain must be high enough. R3 = 0 and gain (g) = 100.

## 6.2.2 Measurement of the negative input current noise iNn

To measure the negative input current noise iNn, R3 is set to zero and *Equation 5* is used. This time, the gain must be lower in order to decrease the thermal noise contribution. R3 = 0 and gain (g) = 10.

## 6.2.3 Measurement of the positive input current noise iNp

To extract iNp from *Equation 3*, a resistance R3 is connected to the non-inverting input. The value of R3 must be selected so that its thermal noise contribution is as low as possible against the iNp contribution.  $R3 = 100 \Omega$  and gain (g) = 10.



## 6.3 Intermodulation distortion product

The non-ideal output of the amplifier can be described by the following series of equations.

$$V_{out} = C_0 + C_1 V_{in} + C_2 V_{in}^2 + ... + C_n V_{in}^n$$

Where the input is  $V_{in}$  = Asin $\varpi$ t, C<sub>0</sub> is the DC component, C<sub>1</sub>(V<sub>in</sub>) is the fundamental and C<sub>n</sub> is the amplitude of the harmonics of the output signal V<sub>out</sub>.

A one-frequency (one-tone) input signal contributes to harmonic distortion. A two-tone input signal contributes to harmonic distortion and to the intermodulation product.

The study of the intermodulation and distortion for a two-tone input signal is the first step in characterizing the driving capability of multi-tone input signals.

In this case:

$$V_{in} = A \sin \omega_1 t + A \sin \omega_2 t$$

Therefore:

$$V_{out} = C_0 + C_1 (A \sin\omega_1 t + A \sin\omega_2 t) + C_2 (A \sin\omega_1 t + A \sin\omega_2 t)^2 + C_n (A \sin\omega_1 t + A \sin\omega_2 t)^n$$

From this expression, we can extract the distortion terms and the intermodulation terms from a single sine wave.

- Second-order intermodulation terms IM2 by the frequencies  $(\omega_1 \omega_2)$  and  $(\omega_1 + \omega_2)$  with an amplitude of C2A<sup>2</sup>.
- Third-order intermodulation terms IM3 by the frequencies (2ω1-ω2), (2ω1+ω2), (-ω1+2ω2) and (ω1+2ω2) with an amplitude of (3/4)C3A<sup>3</sup>.

The intermodulation product of the driver is measured by using the driver as a mixer in a summing amplifier configuration (*Figure 26*). In this way, the non-linearity problem of an external mixing device is avoided.




Figure 26: Inverting summing amplifier

16/26




## 6.4 Bias of an inverting amplifier

A resistance is necessary to achieve good input biasing, such as resistance R shown in *Figure 27*.

The value of this resistance is calculated from the negative and positive input bias current. The aim is to compensate for the offset bias current, which can affect the input offset voltage and the output DC component. Assuming  $I_{ib-}$ ,  $I_{ib+}$ ,  $R_{in}$ ,  $R_{fb}$  and a 0 V output, the resistance R is:


$$\mathsf{R} = \frac{\mathsf{R}_{\mathsf{in}} \cdot \mathsf{R}_{\mathsf{fb}}}{\mathsf{R}_{\mathsf{in}} + \mathsf{R}_{\mathsf{fb}}}$$







## 6.5 Active filtering



From the resistors  $R_{fb}$  and  $R_G$  it is possible to directly calculate the gain of the filter in a classic non-inverting amplification configuration.

$$A_V = g = 1 + \frac{R_{fb}}{R_g}$$

The response of the system is assumed to be:

$$T_{j\omega} = \frac{Vout_{j\omega}}{Vin_{j\omega}} = \frac{g}{1+2\zeta \frac{j\omega}{\omega_c} + \frac{(j\omega)^2}{\omega_c^2}}$$

The cut-off frequency is not gain-dependent and so becomes:

$$\omega_{\rm C}^{=} \frac{1}{\sqrt{\rm R1R2C1C2}}$$

The damping factor is calculated using the following expression.

$$\zeta = \frac{1}{2}\omega_{C}(C_{1}R_{1} + C_{1}R_{2} + C_{2}R_{1} - C_{1}R_{1}g)$$

The higher the gain, the more sensitive the damping factor. When the gain is higher than 1, it is preferable to use very stable resistor and capacitor values. In the case of R1 = R2 = R:

\_

$$\zeta = \frac{2C_2 - C_1 \frac{R_{fb}}{R_g}}{2\sqrt{C_1 C_2}}$$

DocID15577 Rev 6



Downloaded from Arrow.com.

18/26

Due to a limited selection of capacitor values in comparison with the resistors, you can set C1 = C2 = C, so that:

$$\zeta = \frac{2R_2 - R_1 \frac{R_{fb}}{R_g}}{2\sqrt{R_1 R_2}}$$




# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.



## 7.1 Ceramic Flat-8S package information






The upper metallic lid is not electrically connected to any pins, nor to the IC die inside the package. Connecting unused pins or metal lid to ground or to the power supply will not affect the electrical characteristics.

Dimensions								
Ref.		Millimeters		Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	2.24	2.44	2.64	0.088	0.096	0.104		
b	0.38	0.43	0.48	0.015	0.017	0.019		
с	0.10	0.13	0.16	0.004	0.005	0.006		
D	6.35	6.48	6.61	0.250	0.255	0.260		
E	6.35	6.48	6.61	0.250	0.255	0.260		
E2	4.32	4.45	4.58	0.170	0.175	0.180		
E3	0.88	1.01	1.14	0.035	0.040	0.045		
е		1.27			0.050			
L		3.00			0.118			
Q	0.66	0.79	0.92	0.026	0.031	0.092		
S1	0.92	1.12	1.32	0.036	0.044	0.052		
N		8			8			

#### Table 7: Ceramic Flat-8S mechanical data





## 7.2 Ceramic Flat-8 package information



The upper metallic lid is electrically connected to pin 5. No other pin is electrically connected to the metallic lid nor to the IC die inside the package.

	Dimensions							
Ref.		Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	2.24	2.44	2.64	0.088	0.096	0.104		
b	0.38	0.43	0.48	0.015	0.017	0.019		
С	0.10	0.13	0.16	0.004	0.005	0.006		
D	6.35	6.48	6.61	0.250	0.255	0.260		
E	6.35	6.48	6.61	0.250	0.255	0.260		
E2	4.32	4.45	4.58	0.170	0.175	0.180		
E3	0.88	1.01	1.14	0.035	0.040	0.045		
е		1.27			0.050			
L	6.51		7.38	0.256		0.291		
Q	0.66	0.79	0.92	0.026	0.031	0.036		
S1	0.92	1.12	1.32	0.036	0.044	0.052		
Ν		08			08			

#### Table 8: Ceramic Flat-8 package mechanical data

22/26

DocID15577 Rev 6



# 8 Ordering information

Table 9: Order codes								
Order code	SMD pin	Quality level	Package	Lead finish	Marking <sup>(1)</sup>	Packing		
RHF310K1		Engineering model	Flat-8S	- Gold	RHF310K1			
RHF310AK1	_		Flat-8			Strip pool		
RHF310K-01V	5000507000		Flat-8S		5962F0723301VXC	Strip pack		
RHF310AK01V	5962F07233	QML-V flight	Flat-8		5962F0723302VYC			

#### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Specific}}$  marking only. Complete marking includes the following:

- SMD pin (as indicated in above table)
- ST logo

- Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

- QML logo (Q or V)
- Country of origin (FR = France)



Contact your ST sales office for information regarding the specific conditions for products in die form and QML-Q versions.



## 9 Other information

## 9.1 Data code

The date code is structured as shown below:

- EM xyywwz
- QML-V yywwz

where:

- x (EM only) = 3 and the assembly location is Rennes, France
- yy = last two digits of the year
- ww = week digits
- z = lot index in the week

## 9.2 Documentation

### Table 10: Documentation provided for each type of product

Quality level	Documentation
Engineering model	—
QML-V flight	Certificate of conformance
	QCI (groups A, B, C, D, and E) <sup>(1)</sup>
	Screening electrical data
	Precap report
	PIND test <sup>(2)</sup>
	SEM inspection report <sup>(3)</sup>
	X-ray report

## Notes:

<sup>(1)</sup>QCI = quality conformance inspection
 <sup>(2)</sup>PIND = particle impact noise detection
 <sup>(3)</sup>SEM = scanning electron microscope



# 10 Revision history

Table 11: Document revision history		
Date	Revision	Changes
26-May-2009	1	Initial release.
12-Jul-2010 2		Added Mass in Featues on cover page.
	2	Added Table 1: "Device summary" on cover page, with full ordering information.
		Updated temperature limits for $T_{min} < T_{amb} < T_{max}$ in Table 3: "Operating conditions".
27-Jul-2011	3	Added note to the Package information section and in the "Pin connections" diagram on the cover page.
		Document status updated from "Preliminary data" to "Production data".
		Replaced package name with "Flat-8S" instead of "Flat-8"
		Replaced package silhouette and added marker to show the position of pin 1 on package silhouette, pinout and drawing.
00 1 0015	4	Features: updated
09-Jan-2015 4	Updated Table 1: "Device summary"	
	Added Section 3: "Radiations"	
	Added Device description and operation and updated document layout accordingly.	
		Added Section 6: "Ordering information"
		Added Section 7: "Other information"
15-Mar-2016		Updated document layout
	5	Table 1: "Device summary": updated footnote 1, SMD = standard microcircuit drawing.
31-Mar-2017 6		Added part number RHF310A
		Replaced cover image
		Updated Features
		Updated Applications
	Updated Description	
	Added Section 1: "Pin description"	
	<i>Table 2: "Absolute maximum ratings"</i> : updated R <sub>thja</sub> and R <sub>thjc</sub> values.	
	Table 4: updated Bw and SR parameters	
		Section 5.2: "Total ionizing dose (TID)": corrected typos
		Added Section 7.2: "Ceramic Flat-8 package information"
		<i>Table 9: "Order codes"</i> : updated table title, removed column "EPPL", added order codes RHF310AK1 and RHF310AK01V, and updated footnotes.

Table 11: Document revision history



## **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

