


TSX631, TSX632, TSX634, TSX631A, TSX632A, TSX634A

Micropower (45 μA, 200 kHz) rail-to-rail 16 V CMOS operational amplifiers

Datasheet - production data



Features

Low power consumption: 60 μA max at 16 V

Supply voltage: 3.3 V to 16 VRail-to-rail input and output

Gain bandwidth product: 200 kHz typ

· Low offset voltage:

- 500 μV max for "A" version

- 1 mV max for standard version

Low input bias current: 1 pA typ

Automotive qualification

Benefits

 Power savings in power-conscious applications

Easy interfacing with high impedance sensors

Related products

 See TSX56x or TSX92x series for higher gain bandwidth products (900 kHz or 10 MHz)

Applications

- · Industrial signal conditioning
- · Automotive signal conditioning
- Active filtering
- Medical instrumentation
- · High impedance sensors

Description

The TSX63x and TSX63xA series of operational amplifiers offer low voltage operation and rail-to-rail input and output. TSX631 is the single version, TSX632 the dual version and TSX634 the quad version, with pinouts compatible with industry standards.

The TSX63x and TSX63xA series offer a 200 kHz gain bandwidth product while consuming 60 μ A maximum at 16 V.

The devices are housed in the tiniest industrial packages.

These features make the TSX63x and TSX63xA family ideal for sensor interfaces and industrial signal conditioning. The wide temperature range and high ESD tolerance ease the use in harsh automotive applications.

Table 1. Device summary

Op-amp version	Standard V _{io}	Enhanced V _{io}
Single	TSX631	TSX631A
Dual	TSX632	TSX632A
Quad	TSX634	TSX634A

March 2013 DocID024293 Rev 1 1/31

This is information on a product in full production.

Contents TSX63x, TSX63xA

Contents

1	Pack	kage pin connections
2	Abso	olute maximum ratings and operating conditions
3	Elec	trical characteristics
4	Арр	lication information
	4.1	Operating voltages
	4.2	Rail-to-rail input
	4.3	Input offset voltage drift over temperature
	4.4	Long term input offset voltage drift
	4.5	High values of input differential voltage
	4.6	PCB layouts 20
	4.7	Macromodel
5	Pack	kage information
	5.1	SOT23-5 package information
	5.2	DFN8 2x2 package information
	5.3	MiniSO-8 package information
	5.4	QFN16 3x3 package information
	5.5	TSSOP14 package information
6	Orde	ering information
7	Revi	sion history



1 Package pin connections

Single V_{CC+} VCC-IN-SOT23-5 (TSX631) Dual VCC+ OUT1 VCC+ OUT1 OUT2 OUT2 IN1 IN1-IN1+ IN2-IN1+ IN2-IN2+ VCC-IN2+ VCC-**DFN8 2x2 (TSX632)** Mini-SO8 (TSX632) Quad OUT1 OUT4 IN1-13 IN4-IN4+ IN1+ 12 IN4+ VCC+ VCC-V_{CC+} V_{CC}-NC NC IN2+ 10 IN3+ IN2+ IN3+ IN2-IN3-OUT2 OUT3 QFN16 3x3 (TSX634) **TSSOP14 (TSX634)**

Figure 1. Pin connections for each package (top view)

2 Absolute maximum ratings and operating conditions

Table 2. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	18	
V _{id}	Differential input voltage (2)	±V _{CC}	V
V _{in}	Input voltage ⁽³⁾	V _{CC-} - 0.2 to V _{CC+} + 0.2	
I _{in}	Input current ⁽⁴⁾	10	mA
T _{stg}	Storage temperature	-65 to +150	°C
R _{thja}	Thermal resistance junction to ambient ⁽⁵⁾⁽⁶⁾ SOT23-5 DFN8 2x2 MiniSO-8 QFN16 3x3 TSSOP14	250 120 190 80 100	°C/W
R _{thjc}	Thermal resistance junction to case DFN8 2x2 QFN16 3x3	33 30	
T _j	Maximum junction temperature	160	°C
	HBM: human body model ⁽⁷⁾	4	kV
ESD	MM: machine model ⁽⁸⁾	200	V
	CDM: charged device model ⁽⁹⁾	1.3	kV
	Latch-up immunity	200	mA

- 1. All voltage values, except the differential voltage are with respect to network ground terminal.
- 2. The differential voltage is the non-inverting input terminal with respect to the inverting input terminal. See Section 4.5 for precautions of using the TSX631 with high differential input voltage.
- 3. V_{CC} - V_{in} must not exceed 18 V, V_{in} must not exceed 18 V.
- 4. Input current must be limited by a resistor in series with the inputs.
- 5. Short-circuits can cause excessive heating and destructive dissipation.
- 6. R_{th} are typical values.
- 7. Human body model: 100 pF discharged through a 1.5 k Ω resistor between two pins of the device, done for all couples of pin combinations with other pins floating.
- 8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.
- Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to the ground.

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	3.3 to 16	V
V _{icm}	Common mode input voltage range	V_{CC-} - 0.1 to V_{CC+} + 0.1	V
T _{oper}	Operating free air temperature range	-40 to +125	°C

4/31 DocID024293 Rev 1

3 Electrical characteristics

Table 4. Electrical characteristics at V_{CC+} = +3.3 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L = 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance					
		TSX63xA, T = 25 °C			700	.,
W	Officet valters	TSX63xA, -40°C < T < 125 °C			1500	μV
V_{io}	Offset voltage	TSX63x, T = 25 °C			1.6	
		TSX63x, -40°C < T < 125 °C			2.4	m\/
V	Offset voltage, high common	T = 25 °C			4	- mV
V_{io}	mode ($V_{icm}=V_{CC}$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C			5	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾		1	8	μV/°C
	Input offset current (\(\lambda = \lambda \tag{2}\)	T = 25 °C		1	100 ⁽²⁾	
I _{io}	Input offset current ($V_{out} = V_{CC}/2$)	-40°C < T < 125 °C			200 ⁽²⁾	nΛ
1	Input bias current (V _{out} = V _{CC} /2)	T = 25 °C		1	100 ⁽²⁾	pA
I _{ib}	Imput bias current (v _{out} - v _{CC} /2)	-40°C < T < 125 °C			200 ⁽²⁾	
R _{IN}	Input resistance			1		TΩ
C_{IN}	Input capacitance			5		pF
	Common mode rejection ratio	T = 25 °C	65	79		
CMR1	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$) (V_{icm} = -0.1 V to V_{CC} -1.65 V, V_{out} = $V_{CC}/2$, $R_L > 1$ M Ω s)	-40°C < T < 125 °C	62			
	Common mode rejection ratio	T = 25 °C	59	74		
CMR2	$\begin{aligned} &\text{CMR} = 20 \text{ log } (\Delta \text{V}_{\text{icm}} / \Delta \text{V}_{\text{io}}) \\ &(\text{V}_{\text{icm}} = \text{-0.1 V to V}_{\text{CC}} + \text{0.1 V}, \\ &\text{V}_{\text{out}} = \text{V}_{\text{CC}} / 2, \text{R}_{\text{L}} > \text{1 M}\Omega) \end{aligned}$	-40°C < T < 125 °C	55			dB
_	Large signal voltage gain	T = 25 °C	100	110		
A_{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}),$ $R_L > 1 \text{ M}\Omega)$	-40°C < T < 125°C	90			
\ /	High level output voltage	R _L = 10 kΩ, T = 25 °C			70	
V_{OH}	$V_{id} = +1 \text{ V}, V_{OH} = V_{CC} - V_{out}$	R _L = 10 kΩ, -40 °C < T < 125 °C			100	m\/
\/	Low level output voltage	R _L = 10 kΩ, T = 25 °C			70	mV
V_{OL}	$V_{id} = -1 V$,	R _L = 10 kΩ -40°C < T < 125 °C			100	
	1 ()/ - \/)	T = 25 °C	4.3	5.3		
	$I_{\text{sink}} (V_{\text{out}} = V_{\text{CC}})$	-40°C < T < 125 °C	2.5			- mA
l _{out}	(\/ = 0 \/)	T = 25 °C	3.3	4.3		
	I _{source} (V _{out} = 0 V)	-40°C < T < 125 °C	2.5			
	Supply current	T = 25 °C		45	60	_
I _{CC}	(per operator, $V_{out} = V_{CC}/2$, $R_L > 1 MΩ$)	-40°C < T < 125 °C			60	μΑ



Table 4. Electrical characteristics at V_{CC+} = +3.3 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L = 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
AC perfo	AC performance								
GBP	Gain bandwidth product		160	200		kHz			
F _u	Unity gain frequency	$R_L = 100 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		160		KI IZ			
$\Phi_{\!$	Phase margin	11(= 100 k22 OL = 100 pi		55		degrees			
G _m	Gain margin			9		dB			
SR	Slew rate	$R_L = 100 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $V_{\text{out}} = 0.5 \text{ V to } V_{\text{CC}} - 0.5 \text{ V}$		0.12		V/µs			
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		5		μV _{pp}			
e _n	Equivalent input noise voltage	f = 1 kHz		- 60		<u>nV</u> √Hz			
on	Equivalent input noise voltage	f = 10 kHz				√Hz			
THD+N	Total harmonic distortion + noise	Follower configuration, f_{in} = 1 kHz, R_L = 100 k Ω V _{icm} = 0.9V, BW = 22 kHz, V _{out} = 1 V _{pp}		0.005		%			

^{1.} See Chapter 4.3: Input offset voltage drift over temperature on page 18

^{2.} Guaranteed by design

Table 5. Electrical characteristics at V_{CC+} = +5 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L = 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	ormance					
		TSX63xA, T = 25 °C			700	
	O#	TSX63xA, -40°C < T < 125 °C			1500	μV
V_{io}	Offset voltage	TSX63x, T = 25 °C			1.6	
		TSX63x, -40°C < T < 125 °C			2.4) (
	Offset voltage, high common	T = 25 °C			4	mV
V_{io}	mode ($V_{icm} = V_{CC}$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C			5	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾		1	8	μV/°C
ΔV_{io}	Long term input offset voltage drift	T = 25 °C ⁽²⁾		17		$\frac{\text{nV}}{\sqrt{\text{month}}}$
	Input offset current	T = 25 °C		1	100 ⁽³⁾	(3)
I _{io}	$(V_{out} = V_{CC}/2)$	-40°C < T < 125 °C			200 ⁽³⁾	A
	lanut bios surrent ()/ -)/ /2)	T = 25 °C		1	100 ⁽³⁾	pA
I _{ib}	Input bias current (V _{out} = V _{CC} /2)	-40°C < T < 125 °C			200 ⁽³⁾	
R _{IN}	Input resistance			1		TΩ
C _{IN}	Input capacitance			5		pF
	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$)	T = 25 °C	65	79		
CMR1		-40°C < T < 125 °C	62			
	Common mode rejection ratio	T = 25 °C	62	77		
CMR2	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$) (V_{icm} = -0.1 V to V_{CC} +0.1 V, V_{out} = $V_{CC}/2$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C	58			dB
	Large signal voltage gain	T = 25 °C	100	110		
A_{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}),$ R _L > 1 M Ω)	-40°C < T < 125 °C	90			
\/	High level output voltage	R _L = 10 kΩ, T=25 °C			70	
V _{OH}	$V_{id} = +1 V$, $V_{OH} = V_{CC} - V_{out}$	R _L = 10 kΩ -40°C < T < 125 °C			100	mV
V	Low level output voltage	R _L = 10 kΩ, T = 25 °C			70	IIIV
V_{OL}	$V_{id} = -1 V$,	R _L = 10 kΩ -40°C < T < 125 °C			100	
		T = 25 °C	11	14		
1	$I_{sink} (V_{out} = V_{CC})$	-40°C < T < 125 °C	8			mΛ
I _{out}	1 (\(\lambda \) = 0 \\ \(\lambda \)	T = 25 °C	9	12		- mA
	I _{source} (V _{out} = 0 V)	-40°C < T < 125 °C	7			
	Supply current	T = 25 °C		45	60	•
I _{CC}	(per operator, $V_{out} = V_{CC}/2$, $R_L > 1 MΩ$)	-40°C < T < 125 °C			60	μA



Table 5. Electrical characteristics at V_{CC+} = +5 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L = 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
AC perfo	AC performance								
GBP	Gain bandwidth product		160	200		kHz			
F _u	Unity gain frequency	$R_1 = 100 kΩ, C_1 = 100 pF$		160		NI IZ			
$\Phi_{\!$	Phase margin	N_ = 100 k22 OL = 100 pr		55		degrees			
G _m	Gain margin			9		dB			
SR	Slew rate	$R_L = 100 \text{ k}\Omega, C_L = 100 \text{ pF},$ $V_{\text{out}} = 0.5 \text{ V to } V_{\text{CC}} - 0.5 \text{V}$		0.12		V/μs			
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		5		μV _{pp}			
e _n	Equivalent input noise voltage	f = 1 kHz		- 60		<u>nV</u> √Hz			
on	Equivalent input noise voitage	f = 10 kHz				√Hz			
THD+N	Total harmonic distortion + noise	Follower configuration, f_{in} = 1 kHz, R_L = 100 k Ω V _{icm} = 2.5V, BW = 22 kHz, V _{out} = 1 V _{pp}		0.005		%			

^{1.} See Chapter 4.3: Input offset voltage drift over temperature on page 18

^{2.} Typical value is based on the Vio drift observed after 1000h at 125°C extrapolated to 25°C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration. See Chapter 4.4: Long term input offset voltage drift on page 19.

^{3.} Guaranteed by design

Table 6. Electrical characteristics at V_{CC+} = +10 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L =10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance					
		TSX63xA, T = 25 °C			500	.,
	Office to the re-	TSX63xA, -40°C < T < 125 °C			1300	μV
V_{io}	Offset voltage	TSX63x, T = 25 °C			1	
		TSX63x, -40°C < T < 125 °C			1.8	\ /
	Offset voltage, high common	T = 25 °C			4	mV
V_{io}	mode ($V_{icm} = V_{CC}$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C			5	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾		1	8	μV/°C
ΔV_{io}	Long term input offset voltage drift	T = 25 °C ⁽²⁾		180		$\frac{\text{nV}}{\sqrt{\text{month}}}$
	land offect surrent ()/ -)/ (O)	T = 25 °C		1	100 ⁽³⁾	pA
I _{io}	Input offset current ($V_{out} = V_{CC}/2$)	-40°C < T < 125 °C			200 ⁽³⁾	
	Innut bigg gumant ()/ -)/ (2)	T = 25 °C		1	100 ⁽³⁾	
I _{ib}	Input bias current ($V_{out} = V_{CC}/2$)	-40°C < T < 125 °C			200 ⁽³⁾	
R _{IN}	Input resistance			1		TΩ
C _{IN}	Input capacitance			5		pF
	CMR = 20 log $(\Delta V_{icm}/\Delta V_{io})$	T = 25 °C	71	84		
CMR1		-40°C < T < 125 °C	68			
	Common mode rejection ratio	T = 25 °C	69	82		
CMR2	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$) (V_{icm} = -0.1 V to V_{CC} +0.1 V, V_{out} = $V_{CC}/2$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C	66			dB
_	Large signal voltage gain	T = 25 °C	100	110		
A_{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}),$ R _L > 1 M Ω)	-40°C < T < 125 °C	90			
V	High level output voltage	R _L = 10 kΩ, T = 25 °C			70	
V _{OH}	$V_{id} = +1 V$, $V_{OH} = V_{CC} - V_{out}$	$R_L = 10 \text{ k}\Omega - 40^{\circ}\text{C} < T < 125 ^{\circ}\text{C}$			100	mV
V _{OL}	Low level output voltage	R _L = 10 kΩ, T = 25 °C			70	IIIV
V OL	$V_{id} = -1 V$,	$R_L = 10 \text{ k}\Omega -40^{\circ}\text{C} < T < 125 ^{\circ}\text{C}$			100	
	I _{sink} (V _{out} = V _{CC})	T = 25 °C	35	51		
1.	'sink (vout = v CC/	-40°C < T < 125 °C	25			mΔ
l _{out}	I _{source} (V _{out} = 0 V)	T = 25 °C	30	42		– mA
	source (out = 0 v)	-40°C < T < 125 °C	20			
	Supply current	T = 25 °C		45	60	
I _{CC}	(per operator, $V_{out} = V_{CC}/2$, $R_L > 1 MΩ$)	-40°C < T < 125 °C			60	μA



Table 6. Electrical characteristics at V_{CC+} = +10 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L =10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
AC perfo	AC performance								
GBP	Gain bandwidth product		160	200		kHz			
F _u	Unity gain frequency	$R_L = 100 \text{ k}\Omega$, $C_L = 100 \text{ pF}$		160		KI IZ			
$\Phi_{\!m}$	Phase margin	N _L = 100 k22, O _L = 100 pr		55		degrees			
G _m	Gain margin			9		dB			
SR	Slew rate	$R_L = 100 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $V_{\text{out}} = 0.5 \text{ V to } V_{\text{CC}} - 0.5 \text{ V}$		0.12		V/μs			
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		5		μV _{pp}			
e _n	Equivalent input noise voltage	f = 1 kHz		60		<u>nV</u> √Hz			
-11		f = 10 kHz				√Hz			
THD+N	Total harmonic distortion + noise	Follower configuration, f_{in} = 1 kHz, R_L = 100 k Ω , V_{icm} = 5 V, BW = 22 kHz, V_{out} = 1 V_{pp}		0.004		%			

^{1.} See Chapter 4.3: Input offset voltage drift over temperature on page 18

^{2.} Typical value is based on the Vio drift observed after 1000h at 125°C extrapolated to 25°C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration. See Chapter 4.4: Long term input offset voltage drift on page 19.

^{3.} Guaranteed by design

Table 7. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L =10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	ormance					
	V Officet voltage	TSX63xA, T = 25 °C			700	
		TSX63xA, -40°C < T < 125 °C			1500	μV
V _{io}	Offset voltage	T = 25 °C			1.6	
		-40°C < T < 125 °C			2.4	mV
\ <u>/</u>	Offset voltage, high common-	T = 25°C			4	IIIV
V _{io}	mode ($V_{icm} = V_{CC}$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C			5	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾		1	8	μV/°C
ΔV _{io}	Long term input offset voltage drift	T = 25 °C ⁽²⁾		3.4		$\frac{\mu V}{\sqrt{month}}$
	Input offset current	T = 25 °C		1	100 ⁽³⁾	
l _{io}	$(V_{out} = V_{CC}/2)$	-40°C < T < 125 °C			200 ⁽³⁾	0 ⁽³⁾ pA
	Input bias current	T = 25 °C		1	100 ⁽³⁾	
l _{ib}	$(V_{out} = V_{CC}/2)$	-40°C < T < 125 °C			200 ⁽³⁾	
R _{IN}	Input resistance			1		TΩ
C _{IN}	Input capacitance			5		pF
	Common mode rejection ratio	T = 25 °C	71	85		
CMR1	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$) (V_{icm} = -0.1 V to V_{CC} -1.65 V, V_{out} = $V_{CC}/2$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C	68			
	Common mode rejection ratio	T = 25 °C	69	83		
CMR2	CMR = 20 log ($\Delta V_{icm}/\Delta V_{io}$) (V_{icm} = -0.1 V to V_{CC} +0.1 V, V_{out} = $V_{CC}/2$, $R_L > 1 M\Omega$)	-40°C < T < 125 °C	66			dB
	Common mode rejection ratio	T = 25 °C	73	87		
SVR	20 log ($\Delta V_{CC}/\Delta V_{io}$) (V_{CC} =3.3 V to 16 V, V_{out} = V_{icm} $V_{CC}/2$)	-40°C < T < 125 °C	70			
	Large signal voltage gain	T = 25 °C	100	110		
A _{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}),$ R _L > 1 MΩ)	-40°C < T < 125 °C	90			
V _{OH}	High level output voltage	R _L = 10 kΩ, T = 25 °C			70	
• ОП	V_{id} = +1 V, V_{OH} = V_{CC} - V_{out}	$R_L = 10 \text{ k}\Omega - 40^{\circ}\text{C} < T < 125 ^{\circ}\text{C}$			100	mV
V _{OL}	Low level output voltage	R _L = 10 kΩ, T = 25 °C			70	
VOL	$V_{id} = -1 V$,	R _L = 10 kΩ, -40°C < T < 125 °C			100	



Table 7. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T = 25 ° C, and R_L =10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		V _{out} = V _{CC} , T = 25 °C	40	92		
	^I sink	V _{out} = V _{CC} , -40°C < T < 125 °C	35			mA
I _{out}	1	V _{out} = 0 V, T = 25 °C	30	90		IIIA
	Isource	V _{out} = 0 V, -40°C < T < 125 °C	25			
	Supply current	T = 25 °C		45	60	
	(per operator, $V_{out} = V_{CC}/2$, $R_L > 1 MΩ$)	-40°C < T < 125 °C			60	μA
AC perfo	ormance					
GBP	Gain bandwidth product		160	200		kU=
F _u	Unity gain frequency	D 40010 0 400 F		160		kHz
$\Phi_{\!m}$	Phase margin	R_L = 100 kΩ, C_L = 100 pF		55		degrees
G _m	Gain margin			9		dB
SR	Slew rate	$R_L = 100 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $V_{\text{out}} = 0.5 \text{ V to } V_{\text{CC}} - 0.5 \text{ V}$		0.12		V/µs
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		5		μV _{pp}
	Equivalent input noise voltage	f = 1 kHz		- 60		<u>nV</u>
e _n	Lequivalent iliput noise voitage	f = 10 kHz		1 00		<u>nV</u> √Hz
THD+N	Total harmonic distortion + noise	Follower configuration, f_{in} = 1 kHz, R_L = 100 k Ω , V_{icm} = 8 V, BW = 22 kHz, V_{out} = 1 V_{pp}		0.004		%

^{1.} See Chapter 4.3: Input offset voltage drift over temperature on page 18


Typical value is based on the Vio drift observed after 1000h at 125°C extrapolated to 25°C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration. See Chapter 4.4: Long term input offset voltage drift on page 19.

^{3.} Guaranteed by design

TSX63x, TSX63xA Electrical characteristics

Figure 2. Supply current vs. supply voltage at

Figure 3. Input offset voltage distribution at V_{CC} = 16 V







Figure 4. Input offset voltage distribution at V_{CC} = 10 V

Figure 5. Input offset voltage vs. temperature at V_{CC}=16 V







Figure 6. Input offset voltage temperature coefficient distribution

Figure 7. Input offset voltage vs. input common mode voltage









Figure 8. Output current vs. output voltage at $V_{CC} = 3.3 \text{ V}$

Figure 9. Output current vs. output voltage at V_{CC} = 16 V







Figure 10. Output low-rail linearity performance ($R_L \ge 2 \text{ k}\Omega$)

Figure 11. Output high-rail linearity performance ($R_L \ge 2k\Omega$)








Figure 12. Bode diagram at V_{CC} = 3.3 V, R_L = 10 $k\Omega$

Figure 13. Bode diagram at V_{CC} = 3.3 V, R_I = 100 $k\Omega$






14/31 DocID024293 Rev 1

TSX63x, TSX63xA Electrical characteristics

Figure 14. Bode diagram at V_{CC} = 16 V, R_L = 10 k Ω

Figure 15. Bode diagram at V_{CC} = 16 V, R_L = 100 $k\Omega$







Figure 16. Closed-loop gain vs. capacitive load

Figure 17. In-series resistor (R_{iso}) vs. capacitive load







Figure 18. Negative slew rate

Figure 19. Positive slew rate









Figure 20. Slew rate vs. supply voltage

Figure 21. Small step response







Figure 22. Noise vs. frequency at V_{CC} = 16 V

Figure 23. 0.1 Hz to 10 Hz noise at V_{CC} = 16 V








Figure 24. THD+N vs. frequency at V_{CC} = 16 V

Figure 25. THD+N vs. output voltage at V_{CC} = 16 V







16/31 DocID024293 Rev 1

TSX63x, TSX63xA Electrical characteristics

Figure 26. Output impedance vs. frequency in closed loop configuration

Figure 27. PSRR vs. frequency







4 Application information

4.1 Operating voltages

The amplifiers of the TSX63x and TSX63xA series can operate from 3.3 to 16 V. Their parameters are fully specified at 3.3, 5, 10 and 16 V power supplies. However, the parameters are very stable in the full V_{CC} range. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 $^{\circ}$ C to +125 $^{\circ}$ C.

4.2 Rail-to-rail input

The TSX63x and TSX63xA are built with two complementary PMOS and NMOS input differential pairs. The devices have a rail-to-rail input, and the input common mode range is extended from V_{CC-} - 0.1 V to V_{CC+} + 0.1 V.

However, the performance of these devices is clearly optimized for the PMOS differential pairs (which means from V_{CC^-} - 0.1V to V_{CC^+} - 1.65V).

Beyond V_{CC+} - 1.65 V, the op-amp is still functional but with a degraded performance as can be observed in the electrical characteristics section of this datasheet (mainly V_{io}).

These performances are suitable for a number of applications requiring rail-to-rail input and output.

The devices are guaranteed without phase reversal.

4.3 Input offset voltage drift over temperature

The maximum input voltage drift over the temperature variation is defined as the offset variation related to offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using *Equation 1*.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \text{max} \left| \frac{V_{io}(T) - V_{io}(25^{\circ} C)}{T - 25^{\circ} C} \right|$$

with T = -40 °C and 125 °C.

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a C_{pk} (process capability index) greater than 2.

4.4 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A_{FV} is the voltage acceleration factor

 β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)

V_S is the stress voltage used for the accelerated test

V_{IJ} is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in Equation 3.

Equation 3

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right)}$$

Where:

A_{FT} is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10⁻⁵ eV.K⁻¹)

 T_U is the temperature of the die when V_U is used (K)

T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

Equation 4

$$A_F = A_{FT} \times A_{FV}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.



Equation 5

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months}/ (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op-amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V_{io} drift (in μV) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation* 6).

Equation 6

$$V_{CC} = maxV_{op} with V_{icm} = V_{CC}/2$$

The long term drift parameter (ΔV_{io}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

Equation 7

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(months)}}$$

where V_{io} drift is the measured drift value in the specified test conditions after 1000 h stress duration.

4.5 High values of input differential voltage

In closed loop configuration, which represents the typical use of an op-amp, the input differential voltage is low (close to V_{io}). However, some specific conditions can lead to higher input differential values, such as:

- · operation in an output saturation state
- operation at speeds higher than the device bandwidth, with output voltage dynamics limited by slew rate.
- use of the amplifier in a comparator configuration, hence in open loop

Use of the TSX631 in comparator configuration, especially combined with high temperature and long duration can create a permanent drift of V_{io} .

All channels of the dual and quad versions of the TSX632 and TSX634 are virtually unaffected when used in comparator configuration.

4.6 PCB layouts

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

47/

4.7 Macromodel

Accurate macromodels of the TSX63x and TSX63xA are available on STMicroelectronics' web site at www.st.com. These models are a trade-off between accuracy and complexity (that is, time simulation) of the TSX63x and TSX63xA operational amplifiers. They emulate the nominal performances of a typical device within the specified operating conditions mentioned in the datasheet. They also help to validate a design approach and to select the right operational amplifier, but they do not replace on-board measurements.



Package information TSX63x, TSX63xA

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

22/31 DocID024293 Rev 1

TSX63x, TSX63xA Package information

5.1 SOT23-5 package information

Figure 28. SOT23-5 package mechanical drawing

Table 8. SOT23-5 package mechanical data

	Dimensions						
Ref.		Millimeters		Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.90	1.20	1.45	0.035	0.047	0.057	
A1			0.15			0.006	
A2	0.90	1.05	1.30	0.035	0.041	0.051	
В	0.35	0.40	0.50	0.013	0.015	0.019	
С	0.09	0.15	0.20	0.003	0.006	0.008	
D	2.80	2.90	3.00	0.110	0.114	0.118	
D1		1.90			0.075		
е		0.95			0.037		
Е	2.60	2.80	3.00	0.102	0.110	0.118	
F	1.50	1.60	1.75	0.059	0.063	0.069	
L	0.10	0.35	0.60	0.004	0.013	0.023	
K	0 °		10 °	0 °		10 °	



DocID024293 Rev 1

23/31

Package information TSX63x, TSX63xA

5.2 DFN8 2x2 package information




Figure 29. DFN8 2x2 package mechanical drawing

Table 9. DFN8 2x2 package mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.15	0.20	0.25	0.006	0.008	0.010	
D		2.00			0.079		
Е		2.00			0.079		
е		0.50			0.020		
L	0.045	0.55	0.65	0.018	0.022	0.026	
N	8				8		

TSX63x, TSX63xA Package information

5.3 MiniSO-8 package information




Figure 30. MiniSO-8 package mechanical drawing

Table 10. MiniSO-8 package mechanical data

	Dimensions						
Ref.		Millimeters		Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α			1.1			0.043	
A1	0		0.15	0		0.006	
A2	0.75	0.85	0.95	0.030	0.033	0.037	
b	0.22		0.40	0.009		0.016	
С	0.08		0.23	0.003		0.009	
D	2.80	3.00	3.20	0.11	0.118	0.126	
Е	4.65	4.90	5.15	0.183	0.193	0.203	
E1	2.80	3.00	3.10	0.11	0.118	0.122	
е		0.65			0.026		
L	0.40	0.60	0.80	0.016	0.024	0.031	
L1		0.95			0.037		
L2		0.25			0.010		
k	0 °		8 °	0 °		8 °	
ccc			0.10			0.004	



DocID024293 Rev 1

25/31

Package information TSX63x, TSX63xA

5.4 QFN16 3x3 package information




Figure 31. QFN16 3x3 package mechanical drawing

TSX63x, TSX63xA Package information

Table 11. QFN16 3x3 package mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.50		0.65	0.020		0.026	
A1	0		0.05	0		0.002	
b	0.18	0.25	0.30	0.007	0.010	0.012	
D		3.00			0.118		
E		3.00			0.118		
е		0.50			0.020		
L	0.30		0.50	0.012		0.020	
aaa			0.15			0.006	
bbb			0.10			0.004	
ccc			0.10			0.004	
ddd			0.05			0.002	
eee			0.08			0.003	

Package information TSX63x, TSX63xA

5.5 TSSOP14 package information

PIN 1 DENTIFICATION

PIN 1 DEN

Figure 32. TSSOP14 package mechanical drawing

Table 12. TSSOP14 package mechanical data

	Dimensions						
Ref.		Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α			1.20			0.047	
A1	0.05		0.15	0.002	0.004	0.006	
A2	0.80	1.00	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
С	0.09		0.20	0.004		0.0089	
D	4.90	5.00	5.10	0.193	0.197	0.201	
E	6.20	6.40	6.60	0.244	0.252	0.260	
E1	4.30	4.40	4.50	0.169	0.173	0.176	
е		0.65			0.0256		
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
k	0 °		8 °	0 °		8 °	
aaa			0.10			0.004	

28/31 DocID024293 Rev 1

6 Ordering information

Table 13. Order codes

Order code	Temperature range	No. of channels	Package	Packing	Marking
TSX631ILT		1	SOT23-5		K27
TSX632IQ2T		2	DFN8 2x2		K27
TSX632IST	-40 to 125 °C	2	MiniSO8		K27
TSX634IQ4T		4	QFN16 3x3		K27
TSX634IPT		4	TSSOP14	Tape and reel	TSX634I
TSX631IYLT	-40 to 125 °C Automotive grade ⁽¹⁾	1	SOT23-5		K188
TSX632IYST		2	MiniSO8		K188
TSX634IYPT		4	TSSOP14		TSX634IY
TSX631AILT		1	SOT23-5		K189
TSX632AIST	-40 to 125 °C	2	MiniSO8		K189
TSX634AIPT		4	TSSOP14		TSX634AI
TSX631AIYLT	-40 to 125°C Automotive	1	SOT23-5		K190
TSX632AIYST		2	MiniSO8		K190
TSX634AIYPT	grade ⁽¹⁾	4	TSSOP14		TSX634AIY

Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent are on-going.

Revision history TSX63x, TSX63xA

7 Revision history

Table 14. Document revision history

Date	Revision	Changes
26-Mar-2013	1	Initial release

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID024293 Rev 1

31/31