**ON Semiconductor** 

Is Now

# Onsemí

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI: and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application is the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application, Buyer shall indemnify and hold ons



**ON Semiconductor®** 

# FSFM260N / FSFM261N / FSFM300N Green-Mode ON Semiconductor Power Switch

# Features

- Internal Avalanche-Rugged SenseFET
- Advanced Burst-Mode Operation Consumes Under 1W at 240V<sub>AC</sub> and 0.5W Load
- Precision Fixed Operating Frequency: 67kHz
- Internal Startup Circuit
- Over-Voltage Protection (OVP)
- Overload Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Abnormal Over-Current Protection (AOCP)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current: 2.5mA
- Built-in Soft-Start: 15ms

# Applications

- Power Supply for LCD TV and Monitor, VCR, SVR, STB, DVD, and DVD Recorder
- Adapter

# Description

The FSFM260/261/300 is an integrated Pulse Width Modulator (PWM) and SenseFET specifically designed for high-performance offline Switch Mode Power Supplies (SMPS) with minimal external components.

This device is an integrated high-voltage powerswitching regulator that combines an avalanche-rugged SenseFET with a current-mode PWM control block. The PWM controller includes an integrated fixed-frequency oscillator, under-voltage lockout, leading-edge blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise-current sources for a loop compensation, and self-protection circuitry. Compared with discrete MOSFET and PWM controller solutions, it can reduce total cost, component count, size, and weight while simultaneously increasing efficiency, productivity, and system reliability. This device is a basic platform for cost-effective designs of flyback converters.

© 2009 Semiconductor Components Industries, LLC. September-2017, Rev. 2

# **Ordering Information**

				Maximum Output Power <sup>(1)</sup>							
Product	PKG. <sup>(5)</sup>	Operating			230V <sub>AC</sub> ±15% <sup>(2)</sup>		230V <sub>AC</sub> ±15% <sup>(2)</sup>		85-26	5V <sub>AC</sub>	Replaces
Number	i no.	Temp.	Limit	Max.	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Devices		
FSFM260N	8-DIP	-25 to +85°C	1.5A	2.6Ω	23W	35W	17W	26W			
FSFM261N	8-DIP	-25 to +85°C	1.5A	2.7Ω	23W	35W	17W	26W	FSDM0465RS FSQ0465RS		
FSFM300N	8-DIP	-25 to +85°C	1.6A	2.2Ω	26W	40W	20W	30W			

Notes:


1. The junction temperature can limit the maximum output power.

2. 230V<sub>AC</sub> or 100/115V<sub>AC</sub> with doubler.
 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.

4. Maximum practical continuous power in an open-frame design at 50°C ambient.

5. Eco status for all the FSFM260N, FSFM261N and FSFM300NS is RoHS.





Pin Configuration




Figure 3. Pin Configuration (Top View)

# **Pin Definitions**

Pin #	Name	Description
1	GND	Ground. This pin is the control ground and the SenseFET source.
2	V <sub>CC</sub>	<b>Power Supply</b> . This pin is the positive supply input, providing internal operating current for both startup and steady-state operation.
3	FB	<b>Feedback</b> . This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 6V, the overload protection triggers, which shuts down the FPS.
4	I <sub>LIM</sub>	<b>Peak Current Limit</b> . Adjusts the peak current limit of the Sense FET. The feedback 0.9mA current source is diverted to the parallel combination of an internal $2.8k\Omega$ resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V <sub>STR</sub>	<b>Startup</b> . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the $V_{CC}$ pin. Once $V_{CC}$ reaches 12V, the internal current source is disabled. It is not recommended to connect $V_{STR}$ and drain together.
6,7,8	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Paramet	er	Min.	Max.	Unit
V <sub>STR</sub>	V <sub>STR</sub> Pin Voltage		650		V
V <sub>DS</sub> 1	Drain Pin Voltage of FSFM260N an	d FSFM300N	650		V
V <sub>DS</sub> 2	Drain Pin Voltage of FSFM261N		700		V
V <sub>CC</sub>	Supply Voltage			21	V
$V_{FB}$	Feedback Voltage Range <sup>(6)</sup>		-0.3	8.0	V
I <sub>DM</sub>	Drain Current Pulsed		9.6	Α	
	Continuous Drain Current of	T <sub>C</sub> = 25°C		2.2	
	FSFM260 and FSFM261 <sup>(7)</sup>	T <sub>C</sub> = 100°C		1.4	A
Ι <sub>D</sub>	Continuous Drain Current of FSFM300 <sup>(7)</sup>	T <sub>C</sub> = 25°C		2.8	
		T <sub>C</sub> = 100°C		1.7	
-	Cingle Duland Avalanaha Energy <sup>(8)</sup>	FSFM260 and FSFM261		120	
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(8)</sup>	FSFM300		190	mJ
PD	Total Power Dissipation (T <sub>C</sub> =25°C)			1.5	W
Τ <sub>J</sub>	Operating Junction Temperature		Internally Limited		°C
T <sub>A</sub>	Operating Ambient Temperature		-25	+85	°C
T <sub>STG</sub>	Storage Temperature	-55	+150	°C	
	Electrostatic Discharge Capability Human Body Model, JESD22-A114	2.0		kV	
ESD	Electrostatic Discharge Capability, Charged Device Model, JESD22-C	2.0		κv	

### Notes:

6.  $V_{FB}$  is internally clamped and its maximum clamping current capability is 100µA.

7. Repetitive rating: pulse-width limited by maximum junction temperature.

8. L=14mH, starting  $T_J$ =25°C.

# **Thermal Impedance**

 $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Package	Value	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(9)</sup>		80	°C/W
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance <sup>(10)</sup>	8-DIP	20	°C/W
$\Psi_{JT}$	Junction-to-Top Thermal Resistance <sup>(11)</sup>		35	°C/W

Notes:

9. Free standing with no heat-sink under natural convection.

10. Infinite cooling condition - refer to the SEMI G30-88.

11. Measured on the package top surface.

# **Electrical Characteristics**

 $T_A$  = 25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
SenseFET	Section	•		•		
BV <sub>DSS</sub> 1	Drain Source Breakdown Voltage of FSFM260 and FSFM300	V <sub>CC</sub> = 0V, I <sub>D</sub> = 250µA	650			V
BV <sub>DSS</sub> 2	Drain Source Breakdown Voltage of FSFM261	V <sub>CC</sub> = 0V, I <sub>D</sub> = 250μA				V
I <sub>DSS1</sub>	Zero Gate Voltage Drain Current1 $V_{DS} = 650V, V_{GS} = 0V,$ $T_C = 25^{\circ}C$				250	μA
I <sub>DSS2</sub>	Zero Gate Voltage Drain Current2 $V_{DS} = 520V, V_{GS} = 0V,$ $T_C = 125^{\circ}C$				250	μA
	Static Drain Source on Resistance of FSFM260 <sup>(12)</sup>			2.20	2.60	Ω
R <sub>DS(ON)</sub>	Static Drain Source on Resistance of FSFM261 <sup>(12)</sup>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A		2.30	2.70	Ω
	Static Drain Source on Resistance of FSFM300 <sup>(12)</sup>			1.76	2.20	Ω
C <sub>OSS</sub>	Output Capacitance of FSFM260/261	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		60		pF
t <sub>d(on)</sub>	Turn-On Delay Time of FSFM260/261			12		ns
t <sub>r</sub>	Rise Time of FSFM260/261			20		
t <sub>d(off)</sub>	Turn-Off Delay Time of FSFM260/261	V <sub>DD</sub> = 325V, I <sub>D</sub> = 5A		30		
t <sub>f</sub>	Fall Time of FSFM260/261			16		
C <sub>OSS</sub>	Output Capacitance of FSFM300	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		75		pF
t <sub>d(on)</sub>	Turn-On Delay Time of FSFM300			14		ns
t <sub>r</sub>	Rise Time of FSFM300			26		
t <sub>d(off)</sub>	Turn-Off Delay Time of FSFM300	V <sub>DD</sub> = 325V, I <sub>D</sub> = 5A		32		
t <sub>f</sub>	Fall Time of FSFM300			25		
Control Se	ction					
f <sub>OSC</sub>	Switching Frequency	V <sub>FB</sub> = 3V	61	67	73	kHz
$\Delta f_{STABLE}$	Switching Frequency Stability	$13V \le V_{CC} \le 18V$	0	1	3	%
$\Delta f_{OSC}$	Switching Frequency Variation <sup>(13)</sup>	$-25^{\circ}C \leq T_A \leq 85^{\circ}C$	0	±5	±10	%
I <sub>FB</sub>	Feedback Source Current	V <sub>FB</sub> = GND	0.7	0.9	1.1	mA
D <sub>MAX</sub>	Maximum Duty Cycle		71	77	83	%
D <sub>MIN</sub>	Minimum Duty Cycle				0	%
V <sub>START</sub>			11	12	13	V
V <sub>STOP</sub>	UVLO Threshold Voltage	V <sub>FB</sub> = GND	7	8	9	V
t <sub>S/S</sub>	Internal Soft-Start Time	V <sub>FB</sub> = 3V	10	15	20	ms
Burst Mod	e Section					
V <sub>BURH</sub>				0.50		V
V <sub>BURL</sub>	Burst Mode Voltages	V <sub>CC</sub> = 14V		0.35		V

# Electrical Characteristics (Continued)


 $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
Protection	n Section						
$V_{SD}$	Shutdown Feedback Voltage		$V_{FB} \ge 5.5V$	5.5	6.0	6.5	V
IDELAY	Shutdown Delay Current		V <sub>FB</sub> = 5V	3.5	5.0	6.5	μA
t <sub>LEB</sub>	Leading Edge Blanking Time <sup>(13)</sup>			200			ns
I <sub>LIMIT</sub>	Peak Current Limit	FSFM260/ FSFM261	T <sub>J</sub> = 25°C, di/dt = 200mA/µs	1.32	1.50	1.68	А
		FSFM300		1.41	1.60	1.79	
V <sub>OVP</sub>	Over-Voltage Protection			18.0	19.0	20.5	V
T <sub>SD</sub>	Thermal Shutdown Temperature <sup>(13)</sup>			125	140		°C
Total Devi	ice Section						
I <sub>OP</sub>	Operating Supply Current		V <sub>FB</sub> = GND, V <sub>CC</sub> = 14V	1	3	5	mA
I <sub>START</sub>	Start Current		$V_{CC}$ = 10V (before $V_{CC}$ reaches $V_{START}$ )	150	200	250	μA
I <sub>CH</sub>	Startup Charging Current		V <sub>CC</sub> = 0V, V <sub>STR</sub> =min. 50V	0.70	0.85	1.00	mA
V <sub>STR</sub>	Minimum V <sub>STR</sub> Supply Voltag	je	at I <sub>STR</sub> <sup>IN</sup> =I <sub>START</sub>		24		V

Notes:

12. Pulse test: pulse width  $\leq$  300µs, duty  $\leq$  2%.

13. Guaranteed by design; not tested in production.




FSFM260N / FSFM261N / FSFM300N — Green-Mode Farichild Power Switch (FPS™)


FSFM260N / FSFM261N / FSFM300N — Green-Mode Farichild Power Switch (FPS™)

# Typical Performance Characteristics (Continued)


Graphs are normalized at  $T_A$ = 25°C.

















Figure 11. Feedback Source Current (I<sub>FB</sub>) vs. T<sub>A</sub>







Figure 13. Burst-Mode HIGH Threshold Voltage  $(V_{BURH})$  vs. T<sub>A</sub>





### **Functional Description**

1. Startup: In previous generations ON of Semiconductor Power Switches (FPS™), the V<sub>CC</sub> pin had an external startup resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source. At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor ( $C_{vcc}$ ) connected to the  $V_{CC}$  pin, as illustrated in Figure 16. When  $V_{CC}$ reaches 12V, the FSFM260/261/300 begins switching and the internal high-voltage current source is disabled. Then, the FSFM260/261/300 continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless V<sub>CC</sub> goes below the stop voltage of 8V.



### Figure 16. Internal Startup Circuit


2. Feedback Control: FSFM260/261/300 employs current-mode control, as shown in Figure 17. An optocoupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{SENSE}$  resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically occurs when the input voltage is increased or the output load is decreased.

**2.1 Pulse-by-Pulse Current Limit**: Because currentmode control is employed, the peak current through the SenseFET is determined by the inverting input of the PWM comparator ( $V_{FB}^*$ ), as shown in Figure 17. When the current through the opto-transistor is zero and the current limit pin (#4) is left floating, the feedback current source ( $I_{FB}$ ) of 0.9mA flows only through the internal resistor (R+2.5R=2.8k). In this case, the cathode voltage of diode D2 and the peak drain current have maximum values of 2.5V and 1.5A, respectively. The pulse-bypulse current limit can be adjusted using a resistor to GND on the current limit pin (#4). The current limit level using an external resistor ( $R_{LIM}$ ) is given by:

$$I_{LIM} = \frac{R_{LIM} \cdot I_{LIM} \_ SPEC}{28k\Omega + R_{LIM}}$$
(1)

$$=>R_{LIM}=\frac{I_{LIM}\cdot 2.8k\Omega}{I_{LIM\_SPEC}-I_{LIM}}$$
(2)

where,  $I_{LIM}$  is the desired drain current limit.



### Figure 17. Pulse Width Modulation (PWM) Circuit

**2.2 Leading-Edge Blanking (LEB)**: At the instant the internal SenseFET is turned on, a high-current spike occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R<sub>SENSE</sub> resistor would lead to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FSFM260/261/300 employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{LEB}$ ) after the SenseFET is turned on.

2.3 Constant Power Limit Circuit: Due to the circuit delay of FPS, the pulse-by-pulse limit current increases a little bit when the input voltage increases. This means unwanted excessive power is delivered to the secondary side. To compensate, the auxiliary power compensation network in Figure 18 can be used. RLIM can adjust pulseby-pulse current by absorbing internal current source (IFB: typical value is 0.9mA) depending on the ratio between resistors. With the suggested compensation circuit, additional current from IFB is absorbed more proportionally to the input voltage ( $V_{DC}$ ) and achieves constant power in wide input range. Choose  $\mathsf{R}_{\mathsf{LIM}}$  for proper current to the application, then check the pulseby-pulse current difference between minimum and maximum input voltage. To eliminate the difference (to gain constant power), R<sub>v</sub> can be calculated by:

$$R_{y} \cong \frac{I_{lim\_spec} \times V_{dc} \times \frac{N_{a}}{N_{p}}}{I_{fb} \times \Delta I_{lim\_comp}}$$
(3)

where,  $I_{lim\_spec}$  is the limit current stated on the specification;  $N_a$  and  $N_p$  are the number of turns for V<sub>CC</sub> and primary side, respectively;  $I_{fb}$  is the internal current source at feedback pin with a typical value of 0.9mA; and  $\Delta I_{lim\_comp}$  is the current difference that must be eliminated. In case of capacitor in the circuit 1µF, 100V is good choice for all applications.




Figure 18. Constant Power Limit Circuit





Figure 19. Auto Restart Operation

**3.** Protection Circuit: The FSFM260/261/300 has several self protective functions, such as overload protection (OLP), over-voltage protection (OVP), and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC without external

components, the reliability is improved without increasing cost. Once the fault condition occurs, switching is terminated and the SenseFET remains off. This causes  $V_{CC}$  to fall. When  $V_{CC}$  reaches the UVLO stop voltage, 8V, the protection is reset and the internal high-voltage current source charges the  $V_{CC}$  capacitor via the Vstr pin. When  $V_{CC}$  reaches the UVLO start voltage, 12V, the FSFM260/261/300 resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated (see Figure 19).

3.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be activated during the load transition. To avoid this undesired operation, the overload protection circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited and, therefore the maximum input power is restricted with a given input voltage. If the output consumes beyond this maximum power, the output voltage (V<sub>O</sub>) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the optocoupler transistor current, increasing the feedback voltage (V<sub>FB</sub>). If V<sub>FB</sub> exceeds 2.5V, D1 is blocked and the 5µA current source starts to charge C<sub>B</sub> slowly up to V<sub>CC</sub>. In this condition, V<sub>FB</sub> continues increasing until it reaches 6V, when the switching operation is terminated, as shown in Figure 20. The delay time for shutdown is the time required to charge  $\mathrm{C}_{\mathrm{B}}$  from 2.5V to 6.0V with 5 $\mu$ A. In general, a 10 ~ 50ms delay time is typical for most applications.



**Figure 20. Overload Protection** 

3.2 Over-Voltage Protection (OVP): If the secondary side feedback circuit malfunctions or a solder defect causes an open in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, V<sub>FB</sub> climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an overvoltage protection (OVP) circuit is employed. In general,  $V_{CC}$  is proportional to the output voltage and the FSFM260/261/300 uses V<sub>CC</sub> instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 19V, an OVP circuit is activated, terminating the switching operation. To avoid undesired activation of OVP during normal operation, V<sub>CC</sub> should be designed below 19V.

**3.3 Thermal Shutdown (TSD)**: The SenseFET and the control IC are built in one package. This allows for the control IC to detect the heat generation from the SenseFET. When the temperature exceeds approximately 140°C, the thermal shutdown is activated.

**3.4 Abnormal Over-Current Protection (AOCP):** When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FPS has overload protection, it is not enough to protect the FPS in those abnormal cases, since severe current stress is imposed on the SenseFET until OLP triggers. This IC has an internal AOCP circuit shown in Figure 21. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.




Figure 21. Abnormal Over-Current Protection

**4. Soft-Start**: The FSFM260/261/300 has an internal soft-start circuit that increases PWM comparator inverting input voltage, together with the SenseFET current, slowly after it starts up. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. It also helps prevent transformer saturation and reduce the stress on the secondary diode during startup.

**5. Burst Operation**: To minimize power dissipation in standby mode, the FSFM260/261/300 enters burst mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters burst mode when the feedback voltage drops below  $V_{BURL}$  (350mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$  (500mV) switching resumes. The feedback voltage then falls and the process repeats. Burst mode operation alternately enables and disables switching of the power SenseFET, thereby reducing switching loss in standby mode.




Figure 22. Waveforms of Burst Operation

# **PCB Layout Guide**

Due to the combined scheme, FPS shows better noise immunity than conventional PWM controller and MOSFET discrete solutions. Furthermore, internal drain current sense eliminates noise generation caused by a

sensing resistor. There are some recommendations for PCB layout to enhance noise immunity and suppress the noise inevitable in power-handling components.


There are typically two grounds in the conventional SMPS: power ground and signal ground. The power ground is the ground for primary input voltage and power, while the signal ground is ground for PWM controller. In FPS, those two grounds share the same pin, GND. Normally the separate grounds do not share the same trace and meet only at one point, the GND pin. More, wider patterns for both grounds are good for large currents by decreasing resistance.

Capacitors at the V<sub>CC</sub> and FB pins should be as close as possible to the corresponding pins to avoid noise from the switching device. Sometimes Mylar® or ceramic capacitors with electrolytic for V<sub>CC</sub> is better for smooth operation. The ground of these capacitors needs to connect to the signal ground not the power ground.

The cathode of the snubber diode should be close to the drain pin to minimize stray inductance. The Y-capacitor between primary and secondary should be directly connected to the power ground of DC link to maximize surge immunity.

Because the voltage range of feedback line is small, it is affected by the noise of the drain pin. Those traces should not draw across or close to the drain line.

In FSFM260/261/300, drain pins are the heat radiation pins, so wider PCB pattern is recommended to decrease the package temperature. Drain pins are also high voltage switching pins; however, too wide PCB pattern may deteriorate EMI immunity.



### Figure 23. Recommended PCB Layout

Mylar® is a registered trademark of DuPont Teijin Films.

# **Typical Application Circuit**

Application	FPS™ Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LCD Monitor Power Supply	FSFM300N	85-265V <sub>AC</sub>	30W	5.0V (2.0A) 14V (1.4A)


### Features

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 80% at universal input
- Low standby mode power consumption (<1W at 230V<sub>AC</sub> input and 0.5W load)
- Enhanced system reliability through various protection functions
- Internal soft-start (15ms)

### **Key Design Notes**

- The delay time for overload protection is designed to be about 23ms with C105 of 33nF. If faster/slower triggering of OLP is required, C105 can be changed to a smaller/larger value (e.g. 100nF for 70ms).
- The SMD-type 100nF capacitor must be placed as close as possible to V<sub>CC</sub> pin to avoid malfunction by abrupt pulsating noises and to improve surge immunity.

### 1. Schematic



## 2. Transformer




Figure 25. Transformer Schematic Diagram

### 3. Winding Specification

Position	No	Pin (s→f)	Wire	Turns	Winding Method		
Bottom	N <sub>p</sub> /2	$3 \rightarrow 2$	$0.25\phi \times 1$	30	Two-Layer Solenoid Winding		
	Insulation:	Polyester Tape t = 0.02	5mm, Three Layers				
	N <sub>14V</sub>	$10 \rightarrow 8$	$0.4\phi  imes 2(TIW)$	5	Solenoid Winding		
	Insulation: Polyester Tape t = 0.025mm, Three Layers						
	N <sub>5V</sub>	8→6	$0.4\varphi\times3(\textrm{TIW})$	3	Solenoid Winding		
	Insulation: Polyester Tape t = 0.025mm, Three Layers						
	N <sub>5V</sub>	$7 \rightarrow 6$	$0.4\varphi\times3(\text{TIW})$	3	Solenoid Winding		
	Insulation:	Polyester Tape t = 0.028	5mm, Three Layers				
	Na	$7 \rightarrow 6$	0.15 <b>\$</b> × 1	7	Center Solenoid Winding		
	Insulation: Polyester Tape t = 0.025mm, Three Layers						
	N <sub>p</sub> /2	$2 \rightarrow 1$	$0.25\phi \times 1$	19	Center Solenoid Winding		
Тор	Insulation: F	Polyester Tape t = 0.025r	nm, Two Layers				

### 4. Electrical Characteristics


	Pin	Specification	Remarks
Inductance	1 - 3	1.2mH ± 10%	67kHz, 1V
Leakage	1 - 3	15µH Maximum	Short all other pins

### 5. Core & Bobbin

- Core: EER3016 (Ae=109.7mm<sup>2</sup>)
- Bobbin: EER3016

### 6. Evaluation Board Part List

Part	Value	Note	Part	Value	Note
	Resis	stor		Indu	ictor
R101	1MΩ	1W	L201	5µH	5A Rating
R102	75kΩ	1/2W	L202	5µH	5A Rating
R103	R103 51kΩ 1W			Dic	ode
R105	100Ω	1/4W	D101	IN4007	1A, 1000V General-Purpose Rectifier
R108	10kΩ	1/4W	D102	UF4004	1A, 400V Ultrafast Rectifier
R201	1kΩ	1/4W	ZD101	1N4745A	1W 16V Zener Diode (optional)
R202	1.2kΩ	1/4W	D201	MBRF10H100	10A,100V Schottky Rectifier
R203	18kΩ	1/4W	D202	MBRF1060	10A,60V Schottky Rectifier
R204	8kΩ	1/4W			C
R205	8kΩ	1/4W	IC101	FSFM300N	FPS™
	Capacitor		IC201	KA431 (TL431)	Voltage Reference
C101	150nF/275V <sub>AC</sub>	Box Capacitor	IC202	FOD817A	Opto-Coupler
C102	150nF/275V <sub>AC</sub>	Box Capacitor		Fu	se
C103	100µF/400V	Electrolytic Capacitor	Fuse	2A/250V	
C104	3.3nF/630V	Film Capacitor		N	ГС
C105	33nF/50V	Ceramic Capacitor	RT101	5D-9	
C106	100nF/50V	SMD (1206)		Bridge	Diode
C107	47µF/50V	Electrolytic Capacitor	BD101	2KBP06M2N257	Bridge Diode
C201	1000µF/25V	Low-ESR Electrolytic Capacitor		Line	Filter
C202	1000µF/25V	Low-ESR Electrolytic Capacitor	LF101	34mH	
C203	2200µF/10V	Low-ESR Electrolytic Capacitor		Transf	former
C204	1000µF/10V	Low-ESR Electrolytic Capacitor	T1	EER3016	Ae=109.7mm <sup>2</sup>
C205	47nF/50V	Ceramic Capacitor			
C301	4.7nF/1kV	Ceramic Capacitor			



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Semiconductor Components Industries, LLC