

KF351


Single Operational Amplifier (JFET)

Features


- Internally trimmed offset voltage: 10mV
- Low input bias current : 50pA
- Wide gain bandwidth : 4MHz
- High slew rate : 13V/μs
- High input impedance : $10^{12}\Omega$

Description


The KF351 is JFET input operational amplifier with an internally compensated input offset voltage. The JFET input device provides wide bandwidth, low input bias currents and offset currents.



Internal Block Diagram



Schematic Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage	VCC	± 18	V
Differential Input Voltage	$V_{I(DIFF)}$	30	V
Input Voltage Range	V_I	± 15	V
Output Short Circuit Duration	-	Continuous	-
Power Dissipation	PD	500	mW
Operating Temperature	TOPR	0 ~ +70	$^{\circ}\text{C}$
Storage Temperature Range	TSTG	-65 ~ +150	$^{\circ}\text{C}$

Electrical Characteristics

(VCC = + 15V, VEE = - 15V, TA = 25 °C. unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Offset Voltage	V _{IO}	R _S = 10kΩ 0 °C ≤ T _A ≤ 70 °C	-	5.0	10	mV
			-	-	13	
Input Offset Voltage Drift (Note1)	ΔV _{IO} /ΔT	R _S = 10kΩ 0 °C ≤ T _A ≤ 70 °C	-	10	-	μV/ °C
Input Offset Current	I _{IO}	0 °C ≤ T _A ≤ 70 °C	-	25	100	pA
			-	-	4	nA
Input Bias Current	I _{BAIS}	0 °C ≤ T _A ≤ 70 °C	-	50	200	pA
			-	-	8	nA
Input Resistance (Note1)	R _I	-	-	10 ¹²	-	Ω
Large Signal Voltage Gain	G _V	V _{O(P-P)} = ± 10V R _L = 2kΩ 0 °C ≤ T _A ≤ 70 °C	25	100	-	V/mV
			15	-	-	
Output Voltage Swing	V _{O(P-P)}	R _L = 10kΩ	±12	±13.5	-	V
Input Voltage Range	V _{I(R)}	-	±11	+15 -12	-	V
Common Mode Rejection Ratio	CMRR	R _S ≤ 10kΩ	70	100	-	dB
Power Supply Rejection Ratio	PSRR	R _S ≤ 10kΩ	70	100	-	dB
Power Supply Current	I _{CC}	-	-	2.3	3.4	mA
Slew Rate (Note1)	SR	G _V = 1	-	13	-	V/μs
Gain-Bandwidth Product (Note1)	GBW	-	-	4	-	MHz

Note :


1. Guaranteed by design.

Mechanical Dimensions

Package

Dimensions in millimeters

8-DIP



Ordering Information

Product Number	Package	Operating Temperature
KF351	8-DIP	0 ~ + 70°C

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.