


Features

- Internally trimmed offset voltage: 10mV
- Low input bias current : 50pA
- Wide gain bandwidth : 4MHz


- High slew rate : 13V/µs
- High input impedance : $10^{12}\Omega$

Description


The KF351 is JFET input operational amplifier with an internally compensated input offset voltage. The JFET input device provides wide bandwidth, low input bias currents and offset currents.



Internal Block Diagram



Schematic Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	±18	V
Differential Input Voltage	VI(DIFF)	30	V
Input Voltage Range	VI	±15	V
Output Short Circuit Duration	-	Continuous	-
Power Dissipation	PD	500	mW
Operating Temperature	TOPR	0 ~ +70	°C
Storage Temperature Range	TSTG	-65 ~ +150	°C

Electrical Characteristics

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Input Offset Voltage	Vio	$R_S = 10k\Omega$		-	5.0	10	m)/
			0 °C≤TA≤70 °C	-	-	13	- mV
Input Offset Voltage Drift (Note1)	$\Delta V_{IO}/\Delta T$	Rs = 10kΩ	0 °C≤TA≤70 °C	-	10	-	μV/ °C
Input Offset Current	lio			-	25	100	pА
			0 °C≤TA≤70 °C	-	-	4	nA
Input Bias Current	IBAIS			-	50	200	pА
			0 °C≤TA≤70 °C	-	-	8	nA
Input Resistance (Note1)	RI	-		-	10 ¹²	-	Ω
Large Signal Voltage Gain	Gv	VO(P-P)= ± 10V		25	100	-	V/mV
		$R_L=2k\Omega$	0 °C≤TA≤70 °C	15	-	-	V/IIIV
Output Voltage Swing	VO(P-P)	$R_L = 10k\Omega$		±12	±13.5	-	V
Input Voltage Range	VI(R)	-		±11	+15 -12	-	V
Common Mode Rejection Ratio	CMRR	$R_S \le 10 k\Omega$		70	100	-	dB
Power Supply Rejection Ratio	PSRR	Rs≤10kΩ		70	100	-	dB
Power Supply Current	ICC	-		-	2.3	3.4	mA
Slew Rate (Note1)	SR	Gv = 1		-	13	-	V/µs
Gain-Bandwidth Product (Note1)	GBW	-		-	4	-	MHz


Note :

1. Guaranteed by design.

Mechanical Dimensions

Package

Dimensions in millimeters



8-DIP

Ordering Information

Product Number	Package	Operating Temperature
KF351	8-DIP	0 ~ + 70°C

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com