

NDM3000


3 Phase Brushless Motor Driver


General Description

The NDM3000 three phase brushless motor driver consists of three N-Channel and P-Channel MOSFETs in a half bridge configuration. These devices are produced using Fairchild's proprietary, high cell density DMOS technology. This very high density process is tailored to minimize on-state resistance which reduces power loss, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage 3 phase motor driver such as disk drive spindle motor control and other half bridge applications.

Features

- ±3.0A, ±30V, 2.5W
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability.
- Industry standard SOIC-16 surface mount package.





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		NDM3000	Units
V _{DSS}	Drain-Source Voltage (All Types)		± 30	V
V_{GSS}	Gate-Source Voltage (All Types)		±20	V
I _D	Drain Current Q1+Q4 or Q1+Q6 or Continuous Q3+Q6 or Q5+Q2 or		± 3.0	А
	- Pulsed	(Note 1a & 2)	± 10	
P_{D}	Total Power Dissipation	(Note 1a)	2.5	W
	Q1+Q4 or Q1+Q6 or Q3+Q2 or Q3+Q6 or Q5+Q2 or Q5+Q4	(Note 1b)	1.6	
	40,400,40,40	(Note 1c)	1.4	
T_J , T_{STG}	Operating and Storage Temperatur	e Range	-55 to 150	℃

© 1997 Fairchild Semiconductor Corporation

Q1+Q4 or Q1+Q6 or Q3+Q2 or Q3+Q6 or Q5+Q2 or Q5+Q4 (Note 1a) (Note 1a) R ₆ JC Thermal Resistance, Junction-to-Case Q1+Q4 or Q1+Q6 or Q3+Q2 or 20	THERM	THERMAL CHARACTERISTICS							
Q1+Q4 or Q1+Q6 or Q3+Q2 or	R _{eJA}	Q1+Q4 or Q1+Q6 or Q3+Q2 or	50	°C/W					
Q3+Q6 01 Q5+Q2 01 Q5+Q4 (Note 1)	R _{eJC}		20	°C/W					

Electrical Characteristics (T_A = 25°C unless otherwise noted)

Symbol	Parameter	meter Conditions		Туре	Min	Тур	Max	Units
OFF CHA	RACTERISTICS				,			•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = \pm 250 \mu\text{A}$		All	±30			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = \pm 20 \text{ V}, \ V_{GS} = 0 \text{ V}$		All			±1	μA
			T _J =55°C				±25	μA
I _{GSS}	Gate - Body Leakage, Forward	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$		All			±100	nA
ON CHAR	ACTERISTICS (Note 3)							
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		Q1, Q3, Q5	-1	-1.6	-3	V
			T _J =125°C		-0.7	-1.25	-2.2	
		$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		Q2, Q4, Q6	1	1.7	3	
			T _J =125°C		0.7	1.2	2.2	
R _{DS(ON)}	Static Drain-Source	$V_{GS} = -10 \text{ V}, I_{D} = -3.0 \text{ A}$		Q1, Q3, Q5		0.125	0.16	Ω
	On-Resistance		T _J =125°C			0.18	0.29	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -1.0 \text{ A}$				0.16	0.25	
		$V_{GS} = 10 \text{ V}, I_{D} = 3.0 \text{ A}$		Q2, Q4, Q6		0.07	0.09	
			T _J =125°C			0.1	0.16	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 1.0 \text{ A}$				0.09	0.13	
$\mathbf{I}_{\mathrm{D(on)}}$	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		Q1, Q3, Q5	-10			Α
		$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		Q2, Q4, Q6	10			
DYNAMIC	CHARACTERISTICS			1	1			
C_{iss}	Input Capacitance	Q1, Q3, Q5		Q1, Q3, Q5		375		pF
		$V_{DS} = -10 \text{ V}, \ V_{GS} = 0 \text{ V},$ f = 1.0 MHz		Q2, Q4, Q6		360		
C_{oss}	Output Capacitance	00.04.00		Q1, Q3, Q5		245		pF
		Q2, Q4, Q6 $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		Q2, Q4, Q6		260		
C_{rss}	Reverse Transfer Capacitance	f = 1.0 MHz		Q1, Q3, Q5		130		pF
				Q2, Q4, Q6		105		


Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
SWITCHI	NG CHARACTERISTICS (Note 3)	•	·				
t _{D(on)}	Turn - On Delay Time	Q1, Q3, Q5	Q1, Q3, Q5		10	40	ns
		$V_{DD} = -15 \text{ V}, \ I_{D} = -1 \text{ A}, \ V_{GEN} = -10 \text{ V}, R_{GEN} = 6 \Omega$	Q2, Q4, Q6		9	40	
t,	Turn - On Rise Time	V _{GEN} = -10 V, N _{GEN} = 0.22	Q1, Q3, Q5		13	40	ns
		02.04.06	Q2, Q4, Q6		21	40	
t _{D(off)}	Turn - Off Delay Time	Q2, Q4, Q6 $V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$	Q1, Q3, Q5		21	90	ns
		$V_{GEN} = 10 \text{ V}, R_{GEN} = 6 \Omega$	Q2, Q4, Q6		21	90	
t _r	Turn - Off Fall Time		Q1, Q3, Q5		5	50	ns
			Q2, Q4, Q6		8	50	
Q_g	Total Gate Charge	Q1, Q3, Q5	Q1, Q3, Q5		10	25	nC
		$V_{DS} = -10 \text{ V},$ $I_{D} = -3.0 \text{ A}, V_{GS} = -10 \text{ V}$	Q2, Q4, Q6		9.5	25	
Q_{gs}	Gate-Source Charge	I _D = -3.0 A, V _{GS} = -10 V	Q1, Q3, Q5		1.6		nC
		Q2, Q4, Q6 	Q2, Q4, Q6		1.5		
Q_{gd}	Gate-Drain Charge	$I_{D} = 3.0 \text{ A}, V_{GS} = 10 \text{ V}$	Q1, Q3, Q5		3		nC
			Q2, Q4, Q6		2.5		
DRAIN-SC	OURCE DIODE CHARACTERISTIC	CS AND MAXIMUM RATINGS					
l _s	Maximum Continuous Drain-Sou	rce Diode Forward Current	Q1, Q3, Q5			-1.2	Α
			Q2, Q4, Q6			1.2	
V _{SD}	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_{S} = -3.0 \text{ A} \text{ (Note 3)}$	Q1, Q3, Q5		-0.8	-1.3	V
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 3.0 \text{ A}$ (Note 3) Q2, Q			0.8	1.3	
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_F = \pm 3.0 \text{ A},$ $dI_F/dt = 100 \text{ A/}\mu\text{s}$	All			100	ns


1. R_{g,M} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{g,C} is guaranteed by design while $\boldsymbol{R}_{\theta\text{CA}}$ is determined by the user's board design.


$$P_D(t) = \frac{T_J T_A}{R_D + (t)} = \frac{T_J T_A}{R_D + R_D + (t)} = I_D^2(t) \times R_{DS(ON)} g_{TJ}$$


 $P_D(t) = \frac{T_{DT}T_A}{R_{BJ}A^0} = \frac{T_{DT}T_A}{R_{BJ}A^0} = I_D^2(t) \times R_{DS(QN)} \Re T_J$ Typical $R_{B^{JA}}$ using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:


- a. 50°C/W when mounted on a 1 in² pad of 2oz cpper.
- b. 80°C/W when mounted on a 0.027 in² pad of 2oz cpper.
- c. 90°C/W when mounted on a 0.0028 in² pad of 2oz cpper.












-20 V_{GS} = -10V -8.0 -7.0 -6.0 -7.0 -6.0 -7.0

Figure 1. N-Channel On-Region Characteristic.

Figure 2. P-Channel On-Region Characteristics.







Figure 3. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.

Figure 4. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.






Figure 5. N-Channel On-Resistance Variation with Temperature.

Figure 6. P-Channel On-Resistance Variation with Temperature.




Figure 7. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 8. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 9. N-Channel Transfer Characteristics.




Figure 10. P-Channel Transfer Characteristics.




Figure 11. N-Channel Gate Threshold Variation with Temperature.




Figure 12. P-Channel Gate Threshold Variation with Temperature.




Figure 13. N-Channel Breakdown Voltage Variation with Temperature.




Figure 14. P-Channel Breakdown Voltage Variation with Temperature.




Figure 15. N-Channel Capacitance Characteristics.




Figure 16. P-Channel Capacitance Characteristics.




Figure 17. N-Channel Gate Charge Characteristics.




Figure 18. P-Channel Gate Charge Characteristics.




Figure 19. N-Channel Transconductance Variation with Drain Current and Temperature.




Figure 20. P-Channel Transconductance Variation with Drain Current and Temperature.




Figure 21. N or P-Channel Switching Test Circuit.




Figure 22. N or P-Channel Switching Waveforms.

Typical Thermal and Electrical Characteristics




Figure 23. SOIC-16 3 Leadframe Device DC Power Dissipation versus Copper Mounting Pad Area




Figure 24. P-Ch DC Drain Current Capability versus Copper Mounting Pad Area.




Figure 25. N-Ch DC Drain Current Capability versus Copper Mounting Pad Area.




Figure 26. P-Ch Typical Safe Operating Area





Figure 27. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

SOIC-16 Tape and Reel Data and Package Dimensions FAIRCHILD SEMICONDUCTOR TM SOIC(16lds) Packaging Configuration: Figure 1.0 FAIRCHILD **Packaging Description:** Packaging Description: SOIC-16 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reled parts in standard option are shipped with 2,500 units per 13" or 330cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). This and some other options are further described in the Packaging Information table. Antistatic Cover Tape ESD Label These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped. Static Dissipative Embossed Carrier Tape F63TNR Label FD85AB NDM3001 Customized Label SOIC (16lds) Packaging Information L86Z Packaging Option o flow code Packaging type Rail/Tube Qty per Reel/Tube/Bag 45 **SOIC-16 Unit Orientation** Reel Size 13" Dia Box Dimension (mm 343x64x343 530x130x83 Max qty per Box 5,000 13,500 Weight per unit (gm) 0.1437 0.1437 Weight per Reel (kg) 0.7735 Note/Comments 343mm x 342mm x 64mm Standard Intermediate box **ESD Label** F63TNR Label sample F63TNR Label LOT: CBVK741B019 QTY: 2500 D/C1: D9842 D/C2: SPEC REV: CPN: N/F: F (F63TNR)3 SOIC(16lds) Tape Leader and Trailer Configuration: Figure 2.0 0 \bigcirc 0 0 0 0 \bigcirc 0 0 Components Cover Tape Trailer Tape 640mm minimum or Leader Tape 1680mm minimum or 80 empty pockets 210 empty pockets

SOIC-16 Tape and Reel Data and Package Dimensions, continued





User Direction of Feed


	Dimensions are in millimeter													
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	Т	Wc	Тс
SOIC(16lds) (16mm)	6.60 +/-0.30	10.35 +/-0.25	16.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	14.25 min	7.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.40 +/-0.40	0.450 +/-0.150	13.0 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).




Sketch A (Side or Front Sectional View)

Component Rotation




Sketch B (Top View)
Component Rotation




Sketch C (Top View)

Component lateral movement


SOIC(16lds) Reel Configuration: Figure 4.0





W2 max Measured at Hub

Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
16mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.646 +0.078/-0.000 16.4 +2/0	0.882 22.4	0.626 - 0.764 15.9 - 19.4



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

E²CMOSTM PowerTrenchTM

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} {\sf FAST}^{\circledcirc} & {\sf Quiet\,Series^{\sf TM}} \\ {\sf FASTr^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}3} \\ {\sf GTO^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}6} \\ {\sf HiSeC^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}8} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.