ONSEMI,

MOSFET – P-Channel, POWERTRENCH[®]

-150 V, -22 A, 53 m Ω

FDMS86263P

General Description

This P-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH technology. This very high density process is especially tailored to minimize on-state resistance and optimized for superior switching performance.

Features


- Max $r_{DS(on)} = 53 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$, $I_D = -4.4 \text{ A}$
- Max $r_{DS(on)} = 64 \text{ m}\Omega$ at $V_{GS} = -6 \text{ V}$, $I_D = -4 \text{ A}$
- Very Low Rds–on in Mid–Voltage P–Channel Silicon Technology Optimized for Low Qg
- This Product is Optimised for Fast Switching Applications as Well as Load Switch Applications
- 100% Uil Tested
- This Device is Pb-Free and is RoHS Compliant


Applications

- Active Clamp Switch
- Load Switch

V _{DS}	r _{DS(on)} MAX	I _D MAX
–150 V	53 mΩ @ –10 V	–22 A
	64 mΩ @ –6 V	







ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter			Ratings	Unit
V _{DS}	Drain to Source Voltage			-150	V
V _{GS}	Gate to Source Voltage			±25	V
I _D	Drain Current	Continuous	$T_{C} = 25^{\circ}C$	-22	А
		Continuous (Note 2a)	$T_A = 25^{\circ}C$	-4.4	
		Pulsed	•	-70	
E _{AS}	Single Pulse Avalanche Energy (Note	rgy (Note 1)		384	mJ
PD	Power Dissipation $T_{C} = 25^{\circ}C$			104	W
	Power Dissipation (Note 2a) $T_A = 25^{\circ}C$			2.5	
T_J, T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Starting $T_J = 25^{\circ}$ C; P-ch: L = 3 mH, $I_{AS} = -16$ A, $V_{DD} = -150$ V, $V_{GS} = -10$ V. 100% test at L = 0.1 mH, $I_{AS} = -52$ A.


THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction to Case	1.2	°C/W
RθJA	Thermal Resistance, Junction to Ambient (Note 2a)	50	

R_{θJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR–4 material. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a. 50°C/W when mounted on a 1 in² pad of 2 oz copper




b. 125°C/W when mounted on a minimum pad of 2 oz copper

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = -250 \ \mu\text{A}, \ V_{GS} = 0 \ V$	-150	-	-	V	
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25° C	-	-116	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -120 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	_	-	-1	μΑ	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±100	nA	
ON CHARA	CTERISTICS				-		
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \ \mu A$	-2	-2.9	-4	V	
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = -250 µA, referenced to 25°C	-	7	-	mV/°C	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -4.4 \text{ A}$	-	42	53	mΩ	
		$V_{GS} = -6 V, I_D = -4 A$	-	45	64	1	
		V_{GS} = -10 V, I _D = -4.4 A, T _J = 125°C	-	71	94	1	
9 _{FS}	Forward Transconductance	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -4.4 \text{ A}$	-	19	_	S	
DYNAMIC (CHARACTERISTICS				-		
C _{iss}	Input Capacitance	V_{DS} = -75 V, V_{GS} = 0 V, f = 1 MHz	_	2935	3905	pF	
C _{oss}	Output Capacitance		_	238	315	pF	
C _{rss}	Reverse Transfer Capacitance		-	11	20	pF	
Rg	Gate Resistance		0.1	2.7	5.4	Ω	
SWITCHING	G CHARACTERISTICS						
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -75$ V, $I_D = -4.4$ A, $V_{GS} = -10$ V,	_	17	31	ns	
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	10	21	ns	
t _{d(off)}	Turn–Off Delay Time		_	37	59	ns	
t _f	Fall Time	1	_	14	25	ns	
Qg	Total Gate Charge	V_{GS} = 0 V to –10 V, V_{DD} = –75 V, I_{D} = –4.4 A	_	45	63	nC	
Qg	Total Gate Charge	V_{GS} = 0 V to –6 V, V_{DD} = –75 V, I_{D} = –4.4 A	_	29	40	nC	
Q _{gs}	Gate to Source Charge	$V_{DD} = -75 \text{ V}, \text{ I}_{D} = -4.4 \text{ A}$	_	11.3	-	nC	
Q _{gd}	Gate to Drain "Miller" Charge]	_	8.9	-	nC	
	URCE DIODE CHARACTERISTICS						
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = -4.4 A$ (Note 3)	-	-0.79	-1.3	V	
		$V_{GS} = 0 V, I_S = -2 A (Note 3)$	-	-0.75	-1.2	1	
t _{rr}	Reverse Recovery Time	I _F = -4.4 A, di/dt = 100 A/µs	-	91	146	ns	
Q _{rr}	Reverse Recovery Charge	1	-	287	460	nC	
Qrr	Reverse Recovery Charge		_	207	400		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)



TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage





Figure 10. Maximum Continuous Drain Current vs. Case Temperature





TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping [†]
FDMS86263P	FDMS86263P	PQFN8 5X6, 1.27P Power 56 (Pb–Free)	13"	12 mm	3000 / Tape & Reel

+For Information On Tape And Reel Specifications, Including Part Orientation And Tape Sizes, Please Refer To Our Tape And Reel Packaging Specifications Brochure, Brd8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ONSEM¹.

PQFN8 5X6, 1.27P CASE 483AE ISSUE C DATE 21 JAN 2022 HA D1 SEE NOTES: DETAIL B PKG В 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. PKG € 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE E1 MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. SEATING PLANE IS DEFINED BY THE TERMINALS, "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. PIN 1 6. IT IS RECOMMENDED TO HAVE NO TRACES OR OPTIONAL DRAFT AREA ANGLE MAY APPEAR VIAS WITHIN THE KEEP OUT AREA. ON FOUR SIDES TOP VIEW OF THE PACKAGE θ // 0.10 C L2 J Ť SEE DETAIL C MILLIMETERS DIM 0.08 C С MIN. NOM. MAX. A3 SEATING А 0.90 1.00 1.10 DETAIL B DETAIL C PLANE A1 0.00 0.05 SCALE: 2:1 SIDE VIEW SCALE: 2:1 0.21 0.31 0.41 b b1 0.31 0.41 0.51 5.10 0.15 0.25 0.35 A3 · 3.91 D 4.90 5.00 5.20 1.27 D1 4.80 4.90 5.00 0.77 D2 3.61 3.82 3.96 e1 Е 5.90 6.15 6.25 4.52 E1 5.70 5.80 5.90 -b1 (4X) -e-3 .75 (z) (4X) E2 3.38 3.48 3.78 6 61 E3 0.30 REF E4 0.52 REF KEEP OUT L AREA 1.27 BSC е *** 1.27 0.635 BSC **F**^(e2) e/2 3.81 BSC e1 ٹر_(E4) e2 0.50 REF Ŧ 0.61 (8X) E2 1.27 (F3) L 0.51 0.66 0.76 3.81 (2X L2 0.05 0.18 0.30 LAND PATTERN L4 0.34 0.44 0.54 RECOMMENDATION ل_ _(4X) 0.34 REF z *FOR ADDITIONAL INFORMATION ON OUR θ e/2 0 -12° PB-FREE STRATEGY AND SOLDERING b (8X) DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE BOTTOM VIEW MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, part does onsemi and sensitive and specifically disciplicated without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, part does onsemi assume any liability arising out of the anolication or use of any product or circuit and specifically disciplicated without limitation.					

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

 \Diamond