

# MOSFET - Power, Single N-Channel 40 V, 0.7 m $\Omega$ , 378 A

# **NVMFS5C404N**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C404NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

| Parameter  |                               |                            | Symbol                            | Value          | Unit |
|--|-------------------------------|----------------------------|-----------------------------------|----------------|------|
| Drain-to-Source Voltage  |                               |                            | $V_{DSS}$                         | 40             | V    |
| Gate-to-Source Voltage   | €                             |                            | V <sub>GS</sub>                   | ±20            | V    |
| Continuous Drain   |                               | T <sub>C</sub> = 25°C      | I <sub>D</sub>                    | 378            | Α    |
| Current R <sub>θJC</sub> (Notes 1, 3)  | Steady                        | T <sub>C</sub> = 100°C     |                                   | 267            |      |
| Power Dissipation  | State                         | T <sub>C</sub> = 25°C      | $P_{D}$                           | 200            | W    |
| R <sub>θJC</sub> (Note 1)  |                               | T <sub>C</sub> = 100°C     |                                   | 100            |      |
| Continuous Drain   |                               | T <sub>A</sub> = 25°C      | I <sub>D</sub>                    | 53             | Α    |
| Current R <sub>0JA</sub> (Notes 1, 2, 3)                                     | Steady                        | T <sub>A</sub> = 100°C     |                                   | 37             |      |
| Power Dissipation  | State                         | T <sub>A</sub> = 25°C      | $P_{D}$                           | 3.9            | W    |
| H <sub>θJA</sub> (Notes 1, 2)  | R <sub>0JA</sub> (Notes 1, 2) |                            |                                   | 1.9            |      |
| Pulsed Drain Current   | $T_A = 25$                    | °C, t <sub>p</sub> = 10 μs | I <sub>DM</sub>                   | 900            | Α    |
| Operating Junction and Storage Temperature Range                             |                               |                            | T <sub>J</sub> , T <sub>stg</sub> | -55 to<br>+175 | °C   |
| Source Current (Body Diode)  |                               |                            | I <sub>S</sub>                    | 191            | Α    |
| Single Pulse Drain-to-Source Avalanche<br>Energy (I <sub>L(pk)</sub> = 38 A) |                               |                            | E <sub>AS</sub>                   | 907            | mJ   |
| Lead Temperature for S (1/8" from case for 10 s)                             |                               | urposes                    | TL                                | 260            | °C   |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS


| Parameter                                   | Symbol          | Value | Unit |
|---|-----------------|-------|------|
| Junction-to-Case - Steady State             | $R_{\theta JC}$ | 0.75  | °C/W |
| Junction-to-Ambient - Steady State (Note 2) | $R_{\theta JA}$ | 39    |      |

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

| V <sub>(BR)DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |
|----------------------|-------------------------|--------------------|
| 40 V                 | 0.7 m $\Omega$ @ 10 V   | 378 A              |



**N-CHANNEL MOSFET** 



XXXXXX = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter  | Symbol                              | Test Condi   | tion                       | Min | Тур  | Max | Unit  |
|--|-------------------------------------|--|----------------------------|-----|------|-----|-------|
| OFF CHARACTERISTICS  |                                     |  |                            | •   | •    |     | -     |
| Drain-to-Source Breakdown Voltage                            | V <sub>(BR)DSS</sub>                | V <sub>GS</sub> = 0 V, I <sub>D</sub> =  | 250 μΑ                     | 40  |      |     | V     |
| Drain-to-Source Breakdown Voltage<br>Temperature Coefficient | V <sub>(BR)DSS</sub> /              |  |                            |     | 19.7 |     | mV/°C |
| Zero Gate Voltage Drain Current                              | I <sub>DSS</sub>                    | V <sub>GS</sub> = 0 V,   | T <sub>J</sub> = 25 °C     |     |      | 10  |       |
|  |                                     | V <sub>DS</sub> = 40 V   | T <sub>J</sub> = 125°C     |     |      | 250 | μΑ    |
| Gate-to-Source Leakage Current                               | I <sub>GSS</sub>                    | $V_{DS} = 0 V, V_{GS}$   | = 20 V                     |     |      | 100 | nA    |
| ON CHARACTERISTICS (Note 4)                                  |                                     |  |                            |     |      |     |       |
| Gate Threshold Voltage                                       | V <sub>GS(TH)</sub>                 | $V_{GS} = V_{DS}, I_D =$   | = 250 μA                   | 2.0 |      | 4.0 | V     |
| Threshold Temperature Coefficient                            | V <sub>GS(TH)</sub> /T <sub>J</sub> |  |                            |     | -6.2 |     | mV/°C |
| Drain-to-Source On Resistance                                | R <sub>DS(on)</sub>                 | V <sub>GS</sub> = 10 V   | I <sub>D</sub> = 50 A      |     | 0.57 | 0.7 | mΩ    |
| Forward Transconductance                                     | 9FS                                 | V <sub>DS</sub> =15 V, I <sub>D</sub>  | = 50 A                     |     | 210  |     | S     |
| CHARGES, CAPACITANCES & GATE RE                              | SISTANCE                            |  |                            |     |      |     |       |
| Input Capacitance  | C <sub>ISS</sub>                    |  |                            |     | 8400 |     |       |
| Output Capacitance   | C <sub>OSS</sub>                    | V <sub>GS</sub> = 0 V, f = 1 MHz   | z, V <sub>DS</sub> = 25 V  |     | 4600 |     | pF    |
| Reverse Transfer Capacitance                                 | C <sub>RSS</sub>                    |  |                            |     | 120  |     |       |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                 | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20                                       | 0 V; I <sub>D</sub> = 50 A |     | 128  |     |       |
| Threshold Gate Charge  | Q <sub>G(TH)</sub>                  |  |                            |     | 22   |     |       |
| Gate-to-Source Charge  | Q <sub>GS</sub>                     | V 40.V.V 00.V.I 50.A   |                            |     | 35   |     | nC    |
| Gate-to-Drain Charge   | Q <sub>GD</sub>                     | $V_{GS} = 10 \text{ V}, V_{DS} = 20$   | J V; I <sub>D</sub> = 50 A |     | 26   |     |       |
| Plateau Voltage  | V <sub>GP</sub>                     |  |                            |     | 4.3  |     | V     |
| SWITCHING CHARACTERISTICS (Note 5                            | 5)                                  |  |                            |     |      |     |       |
| Turn-On Delay Time   | t <sub>d(ON)</sub>                  |  |                            |     | 16   |     |       |
| Rise Time  | t <sub>r</sub>                      | V <sub>GS</sub> = 10 V, V <sub>DS</sub>  | s = 20 V,                  |     | 113  |     | ns    |
| Turn-Off Delay Time  | t <sub>d(OFF)</sub>                 | $I_D = 50 \text{ A}, R_G =$  | 2.5 Ω                      |     | 77   |     |       |
| Fall Time  | t <sub>f</sub>                      |  |                            |     | 109  |     | 1     |
| DRAIN-SOURCE DIODE CHARACTERIS                               | STICS                               |  |                            |     |      |     |       |
| Forward Diode Voltage  | V <sub>SD</sub>                     | V <sub>GS</sub> = 0 V,   | T <sub>J</sub> = 25°C      |     | 0.76 | 1.2 | .,    |
|  |                                     | $I_{S} = 50 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$                               |                            |     | 0.63 |     | V     |
| Reverse Recovery Time  | t <sub>RR</sub>                     |  | •                          |     | 96   |     |       |
| Charge Time  | t <sub>a</sub>                      | $V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$ |                            |     | 49   |     | ns    |
| Discharge Time   | t <sub>b</sub>                      |  |                            |     | 47   |     |       |
| Reverse Recovery Charge                                      | Q <sub>RR</sub>                     |  |                            |     | 189  |     | nC    |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

<sup>5.</sup> Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche




Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

| Device             | Case  | Marking | Package                             | Shipping <sup>†</sup> |
|--------------------|-------|---------|-------------------------------------|-----------------------|
| NVMFS5C404NT1G     | 506EZ | 5C404N  | DFN5<br>(Pb-Free)                   | 1500 / Tape & Reel    |
| NVMFS5C404NWFT1G   | 507BA | 404NWF  | DFN5<br>(Pb-Free, Wettable Flanks)  | 1500 / Tape & Reel    |
| NVMFS5C404NT3G     | 506EZ | 5C404N  | DFN5<br>(Pb-Free)                   | 5000 / Tape & Reel    |
| NVMFS5C404NWFT3G   | 507BA | 404NWF  | DFN5<br>(Pb-Free, Wettable Flanks)  | 5000 / Tape & Reel    |
| NVMFS5C404NAFT1G   | 506EZ | 5C404N  | DFN5<br>(Pb-Free)                   | 1500 / Tape & Reel    |
| NVMFS5C404NWFAFT1G | 507BA | 404NWF  | DFN5<br>(Pb-Free, Wettable Flanks)  | 1500 / Tape & Reel    |
| NVMFS5C404NWFET1G  | 507BA | 404NWF  | DFN5W<br>(Pb-Free, Wettable Flanks) | 1500 / Tape & Reel    |
| NVMFS5C404NWFET3G  | 507BA | 404NWF  | DFN5W<br>(Pb-Free, Wettable Flanks) | 5000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



В

**DATE 25 AUG 2021** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  2. CONTROLLING DIMENSION: MILLIMETERS
  3. DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

|                               |         | MI           | LLIMETER | 25   |
|-------------------------------|---------|--------------|----------|------|
| PIN 1<br>IDENTIFIER E1 E E1 E | DIM     | MIN.         | N□M.     | MAX. |
| PIN 1 IDENTIFIER  E1 E        | Α       | 0.90         | 1.00     | 1.10 |
|                               | A1      | 0.00         |          | 0.05 |
|                               | b       | 0.33         | 0.41     | 0.51 |
|                               | С       | 0.23         | 0.28     | 0.33 |
| A1. 1 C                       | D       | 5.00         | 5.15     | 5.30 |
| TOP VIEW DETAIL A SEATING     | D1      | 4.70         | 4.90     | 5.10 |
| I DI VILW                     | D2      | 3.80         | 4.00     | 4.20 |
| DETAIL A —                    | E       | 6.00         | 6.15     | 6.30 |
| // 0.10 C                     | E1      | 5.70         | 5.90     | 6.10 |
|                               | E2      | 3.45         | 3.80     | 3.85 |
| □ 0.10 C                      | е       |              | 1.27 BSC |      |
| SIDE VIEW E SEATING           | G       | 0.51         | 0.575    | 0.71 |
| OIDE VIEW ENGINE              | k       | 1.10         | 1.20     | 1.40 |
| 8X b                          | L       | 0.51         | 0.575    | 0.71 |
| 0.10 CAB                      | L1      |              | 0.125 RE | F    |
|                               | М       | 3.00         | 3.40     | 3.80 |
|                               | θ       | 0*           |          | 12*  |
| <del></del>                   | 0.4950- | 4.5          | 56       |      |
| L-                            | 1       | 2× 1.53-     |          |      |
| PACKAGE                       | x 0.25  | <del> </del> |          | 3.20 |

**GENERIC** MARKING DIAGRAM\*

DUTLINE

2X 0.91

0.97

4X 1.00

4X 0.75-



RECOMMENDED MOUNTING FOOTPRINT

\_ 1.27 PITCH

For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

| Α  | = Assembly Location                |
|----|------------------------------------|
| Υ  | = Year                             |
| W  | = Work Week                        |
| ZZ | <ul><li>Lot Traceability</li></ul> |

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON24855H              | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|--------------------------|---|-------------|--|
| DESCRIPTION:     | DFN5 5x6, 1.27P (SO-8FL) |   | PAGE 1 OF 1 |  |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

BOTTOM VIEW

(EXPOSED PAD)

PIN 1

**IDENTIFIER** 

// 0.10 C

○ 0.10 C

#### DFNW5 5x6 (FULL-CUT SO8FL WF)

CASE 507BA **ISSUE A** 

**DATE 03 FEB 2021** 

**MILLIMETERS** 



TES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.

CONTROLLING DIMENSION: MILLIMETERS


DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,

PROTRUSIONS, OR GATE BURRS.

THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN

FEATURES TO AID IN FILLET FORMATION ON THE LEADS

DURING MOUNTING.




| DIM | MIN.      | N□M.     | MAX. |  |
|-----|-----------|----------|------|--|
| Α   | 0.90      | 1.00     | 1.10 |  |
| A1  | 0.00      |          | 0.05 |  |
| b   | 0.33      | 0.41     | 0.51 |  |
| C   | 0.23      | 0.28     | 0.33 |  |
| D   | 5.00      | 5.15     | 5.30 |  |
| D1  | 4.70      | 4.90     | 5.10 |  |
| D2  | 3.80      | 4.00     | 4.20 |  |
| Ε   | 6.00      | 6.15     | 6.30 |  |
| E1  | 5.70      | 5.90     | 6.10 |  |
| E2  | 3.45      | 3.65     | 3.85 |  |
| e   |           | 1.27 BSC |      |  |
| G   | 0.51      | 0.575    | 0.71 |  |
| K   | 1.20      | 1.35     | 1.50 |  |
| L   | 0.51      | 0.575    | 0.71 |  |
| L1  | 0.150 REF |          |      |  |

3.40


3.00


3.80



TOP VIEW

DETAIL A





М

#### **GENERIC** MARKING DIAGRAM\*



= Assembly Location Α Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " =", may or may not be present. Some products

may not follow the Generic Marking.

MOUNTING FOOTPRINT For additional information on our Pb-Free strategy and soldering details, please download the  $\square N$ 

Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

| DOCUMENT NUMBER: | 98AON26450H            | Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|------------------------|---|-------------|
| DESCRIPTION:     | DFNW5 5x6 (FULL-CUT Se | O8FL WF)  | PAGE 1 OF 1 |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative