Small Signal MOSFET

-20 V, -430 mA, Dual P-Channel with ESD Protection, SOT-563

Features

- Low R_{DS(on)} Improving System Efficiency
- Low Threshold Voltage
- ESD Protected Gate
- Small Footprint 1.6 x 1.6 mm
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Load/Power Switches
- Power Supply Converter Circuits
- Battery Management
- Cell Phones, Digital Cameras, PDAs, Pagers, etc.

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted.)

Parame	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	-20	V		
Gate-to-Source Voltage	Gate-to-Source Voltage			±6.0	V
Continuous Drain Current	Steady	$T_A = 25^{\circ}C$	- I _D	-430	mA
(Note 1)	State	$T_A = 85^{\circ}C$		-310	
Power Dissipation (Note 1)	Steady State		P _D	250	mW
Continuous Drain Current	t≤5s	$T_A = 25^{\circ}C$	Ι _D	-455	mA
(Note 1)	$T_{A} = 85^{\circ}C$		טי	-328	
Power Dissipation (Note 1)	t ≤ 5 s		P _D	280	mW
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-750	mA
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			۱ _S	-350	mA
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	R _{0JA}	500	°C/W
Junction-to-Ambient – t \leq 5 s (Note 1)	ΠθJA	447	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface mounted on FR4 board using 1 in. sq. pad size


(Cu. area = 1.127 in. sq. [1 oz.] including traces).




ON Semiconductor®

http://onsemi.com








ORDERING INFORMATION

Device	Package	Shipping [†]
NTZD3158PT1G	SOT-563 (Pb-Free)	4000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = -250 μA		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				18		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	$T_J = 25^{\circ}C$			-1.0	μA
		V _{DS} = -16 V	T _J = 125°C			-2.0	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{G}$	_S = ±4.5 V			±2.0	μA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= -250 μA	-0.45		-1.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-1.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -430 \text{ mA}$			0.5	0.9	Ω
		V _{GS} = -2.5 V, I _I	₀ = -300 mA		0.6	1.2	1
		V _{GS} = -1.8 V, I _D = -150 mA			1.0	2.0	
Forward Transconductance	9 FS	V _{DS} = -10 V, I _D = -430 mA			1.0		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	$V_{GS} = 0 V, f = 1.0 MHz, V_{DS} = -16 V$			105	175	pF
Output Capacitance	C _{OSS}				15	30	1
Reverse Transfer Capacitance	C _{RSS}				10	20	
Total Gate Charge	Q _{G(TOT)}				1.7	2.5	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = -4.5 V, V	′ _{DS} = −10 V,		0.1		1
Gate-to-Source Charge	Q _{GS}	$I_{\rm D} = -215 \rm{mA}$			0.3		
Gate-to-Drain Charge	Q _{GD}				0.4		
SWITCHING CHARACTERISTICS (Note	e 3)						
Turn-On Delay Time	t _{d(on)}	V_{GS} = -4.5 V, V_{DD} = -10 V, I _D = -215 mA, R _G = 10 Ω			10		ns
Rise Time	t _r				12		
Turn-Off Delay Time	t _{d(off)}				35		
Fall Time	t _f				19		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = -350 mA	$T_J = 25^{\circ}C$		-0.8	-1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _{SD} /dt = 100 A/μs, I _S = -350 mA			13		ns



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)









Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

SOT-563, 6 LEAD

CASE 463A ISSUE F



NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI


Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETERS

З.

MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL

	MILLIMETERS			INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.50	0.55	0.60	0.020	0.021	0.023		
b	0.17	0.22	0.27	0.007	0.009	0.011		
С	0.08	0.12	0.18	0.003	0.005	0.007		
D	1.50	1.60	1.70	0.059	0.062	0.066		
Е	1.10	1.20	1.30	0.043	0.047	0.051		
е	0.5 BSC			0	0.02 BS0	.02 BSC		
L	0.10	0.20	0.30	0.004	0.008	0.012		
HE	1.50	1.60	1.70	0.059	0.062	0.066		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, Un semiconductor and we are registered trademarks of Semiconductor Components industries, LLC (SCILLC). SCILLC which the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. Al listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, hickluing "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any locense under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the pody or roted to surge to sustain life or results in the raplication in which the SCILLC explored to surge the surgical were application by customer's technical experts. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative