

MOSFET – Power, N-Channel, Logic Level, UltraFET

60 V, 20 A, 27 m Ω

HUFA76429D3


- Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.023 \Omega$, $V_{GS} = 10 V$
 - $r_{DS(ON)} = 0.027 \Omega$, $V_{GS} = 5 V$
- Simulation Models
 - Temperature Compensated PSPICE[™] and Saber[®] Electrical Models
 - Spice and SABER Thermal Impedance Models
 - www.onsemi.com
- Peak Current vs. Pulse Width Curve
- UIS Rating Curve
- Switching Time vs. R_{GS} Curves

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

	Rating	Symbol	HUFA76429D3	Unit
Drain to Source Voltage (Note 1)		V_{DSS}	60	V
Drain to Gate (Note 1)	Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	60	V
Gate to Source	e Voltage	V_{GS}	±16	V
Drain Current	Continuous ($T_C = 25$ °C, $V_{GS} = 5$ V)	I _D	20	Α
	Continuous (T _C = 25°C, V _{GS} = 10 V) (Figure 2)	I _D	20	Α
	Continuous ($T_C = 100$ °C, $V_{GS} = 5 \text{ V}$)	I _D	20	Α
	Continuous ($T_C = 100$ °C, $V_{GS} = 4.5$ V) (Figure 2)	Ι _D	20	Α
	Pulsed Drain Current	I _{DM}	Figure 4	
Pulsed Avalanche Rating		UIS	Figures 6, 17, 18	
Power		P _D	110	W
Dissipation	Derate Above 25°C		0.74	W/°C
Operating and Storage Temperature		T_J , T_{STG}	-55 to 175	°C
Maximum Temperature for Soldering	Leads at 0.063 in (1.6 mm) from Case for 10 s	TL	300	°C
	Package Body for 10 s, See Techbrief TB334	T _{pkg}	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{DSS}	r _{DS(ON)} MAX	I _D MAX
60 V	23 mΩ @ 10 V	20 A
	27 mΩ @ 4.5 V	
	29 mΩ @ 4.5 V	



DPAK3 (IPAK)
JEDEC (TO-251AA)
CASE 369AR

MARKING DIAGRAM



\$Y = Logo

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

76429D = Device Code



N-Channel

ORDERING INFORMATION

Part Number	Package	Marking	Shipping
HUFA76429D3	DPAK3 (IPAK) (TO-251AA)	76429D	1800 Units / Tube

^{1.} $T_J = 25^{\circ}C$ to $150^{\circ}C$.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF STATE SPECIFICATIONS							
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250 μA, V _{GS} = 0 V (Figure 12)		60	_	-	V
		I _D = 250 μA, V _{GS} = (Figure 12)	0 V, $T_C = -40^{\circ}C$	55	-	-	V
Zero Gate Voltage Drain Current	Sate Voltage Drain Current I_{DSS} $V_{DS} = 55 \text{ V}, V_{GS} = 0 \text{ V}$		0 V	-	_	1	μΑ
		V _{DS} = 50 V, V _{GS} = 0 V, T _C = 150°C		-	_	250	μΑ
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16 V		-	-	±100	nA
ON STATE SPECIFICATIONS		-					
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 25$	i0 μA (Figure 11)	1	_	3	V
Drain to Source On Resistance	r _{DS(ON)}	$I_D = 20 \text{ A}, V_{GS} = 10$	0 V (Figures 9, 10)	_	0.0205	0.023	Ω
		$I_D = 20 A, V_{GS} = 5$	V (Figure 9)	_	0.024	0.027	Ω
		I _D = 20 A, V _{GS} = 4.	5 V (Figure 9)	_	0.025	0.029	Ω
THERMAL SPECIFICATIONS							
Thermal Resistance Junction to Case	$R_{\theta JC}$	TO-251		-	_	1.36	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	1		-	_	100	°C/W
SWITCHING SPECIFICATIONS (V _{GS} = 4.	5 V)	-					
Turn-On Time	t _{ON}	V_{DD} = 30 V, I_{D} = 20 A V_{GS} = 4.5 V, R_{GS} = 7.5 Ω (Figures 15, 21, 22)		-	_	220	ns
Turn-On Delay Time	t _{d(ON)}			-	13	-	ns
Rise Time	t _r				134	-	ns
Turn-Off Delay Time	t _{d(OFF)}	1			30	-	ns
Fall Time	t _f			-	55	-	ns
Turn-Off Time	t _{OFF}			-	_	130	ns
SWITCHING SPECIFICATIONS (V _{GS} = 10	V)	-					
Turn-On Time	t _{ON}	$V_{DD} = 30 \text{ V}, I_D = 20$) A	-	_	65	ns
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 10 V, R _{GS} = (Figures 16, 21, 22	: 8.2 Ω !)	-	7.7	-	ns
Rise Time	t _r	1		-	36	-	ns
Turn-Off Delay Time	t _{d(OFF)}	1		-	60	-	ns
Fall Time	t _f	1		-	56	-	ns
Turn-Off Time	t _{OFF}			ı	_	175	ns
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0 V to 10 V	$V_{DD} = 30 \text{ V}, I_D = 20 \text{ A},$	-	38	46	nC
Gate Charge at 5 V	Q _{g(5)}	$V_{GS} = 0 V \text{ to } 5 V$	I _{g(REF)} = 1.0 mA (Figures 14, 19, 20)	_	21	25	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0 V to 1 V		-	1.3	1.6	nC
Gate to Source Gate Charge	Q _{gs}			-	3.8	_	nC
Gate to Drain "Miller" Charge	Q _{gd}	1		-	9.7	_	nC
CAPACITANCE SPECIFICATIONS	-	-			-		
Input Capacitance	C _{ISS}	V _{DS} = 25 V, V _{GS} =	0 V, f = 1 MHz	-	1480	-	pF
Output Capacitance	C _{OSS}	- (Figure 13)		-	440	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	90	-	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SOURCE TO DRAIN DIODE SPECIFICATIONS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Source to Drain Diode Voltage	V_{SD}	I _{SD} = 20 A	-	-	1.25	V
		I _{SD} = 10 A	-	-	1.00	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 20 \text{ A}, dI_{SD}/dt = 100 \text{ A/}\mu\text{s}$	-	-	80	ns
Reverse Recovered Charge	Q_{RR}	I _{SD} = 20 A, dI _{SD} /dt = 100 A/μs	-	_	230	nC

TYPICAL PERFORMANCE CURVES



25 20 15 15 0 25 50 75 100 125 150 175 T_C, Case Temperature (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL PERFORMANCE CURVES (Continued)





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to onsemi Application Notes AN9321 and AN9322. Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs.
Gate Voltage and Drain Current




Figure 10. Normalized Drain to Source On Resistance vs. Junction Temperature

TYPICAL PERFORMANCE CURVES (Continued)




Figure 11. Normalized Gate Threshold Voltage vs.
Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage




Figure 15. Switching Time vs. Gate Resistance





Figure 12. Normalized Darin to Source Breakdown Voltage vs. Junction Temperature



NOTE: Refer to onsemi Application Notes AN7254 and AN7260.

Figure 14. Gate Charge Waveforms for Constant

Gate Current




Figure 16. Switching Time vs. Gate Resistance

TEST CIRCUITS AND WAVEFORMS




Figure 17. Unclamped Energy Test Circuit




Figure 18. Unclamped Energy Waveforms




Figure 19. Gate Charge Test Circuit




Figure 20. Gate Charge Waveforms




Figure 21. Switching Time Test Circuit




Figure 22. Switching Time Waveforms

PSPICE ELECTRICAL MODEL

.SUBCKT HUFA76429D3 2 1 3; rev 5 July 1999

CA 12 8 2.03e-9 CB 15 14 2.03e-9 CIN 6 8 1.39e-9

DBODY 7 5 DBODYMOD DBREAK 5 11 DBREAKMOD DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 68.10 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9 LGATE 1 9 5.42e-9 LSOURCE 3 7 4.16e-9

MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 9.1e–3 RGATE 9 20 2.80 RLDRAIN 2 5 10 RLGATE 1 9 54.2 RLSOURCE 3 7 41.6 RSLC1 5 51 RSLCMOD 1e–6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 6.5e–3 RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*117),3))}

.MODEL DBODYMOD D (IS = 1.25e-12 IKF = 10 RS = 8.40e-3 TRS1 = 2.05e-3 TRS2 = 3.85e-6 CJO = 1.68e-9 TT = 4.90e-8 M = 0.48 XTI = 4.35) .MODEL DBREAKMOD D (RS = 1.68e-1 TRS1 = 1e-3 TRS2 = -1e-6)

.MODEL DPLCAPMOD D (CJO = 1.28e-9 IS = 1e-30 N = 10 M = 0.8)

.MODEL MMEDMOD NMOS (VTO = 1.98 KP = 3.2 IS = 1e-30 N = 10 TOX = 1 L = 1 u W = 1 u RG = 2.80)

.MODEL MSTROMOD NMOS (VTO = 2.30 KP = 52 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)

.MODEL MWEAKMOD NMOS (VTO = 1.72 KP = 0.08 IS = 1e - 30 N = 10 TOX = 1 L = 1 u W = 1 u RG = 28.0 RS = 0.1)

.MODEL RBREAKMOD RES (TC1 = 1.15e-3 TC2 = -5.40e-7)

```
.MODEL RDRAINMOD RES (TC1 = 7.85e-3 TC2 = 1.95e-5)
.MODEL RSLCMOD RES (TC1 = 4.97e-3 TC2 = 5.05e-6)
.MODEL RSOURCEMOD RES (TC1 = 1.5e-3 TC2 = 1e-6)
.MODEL RVTHRESMOD RES (TC1 = 1.85e-3 TC2 = -4.48e-6)
.MODEL RVTEMPMOD RES (TC1 = -1.85e-3 TC2 = 9.50e-7)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.2 VOFF= -2.4)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.4 VOFF= -6.2)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.1 VOFF= 0.5)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -1.1)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global** Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




Figure 23.

SABER ELECTRICAL MODEL

```
REV 5 July 1999
template HUFA76429d3 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 1.25e-12, cjo = 1.68e-9, tt = 4.90e-8, xti = 4.35, m = 0.48)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 1.28e-9, is = 1e-30, n = 10, m = 0.8)
m..model mmedmod = (type=_n, vto = 1.98, kp = 3.2, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 2.30, kp = 52, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.72, kp = 0.08, is = 1e-30, tox = 1)
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.2, voff = -2.4)
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -2.4, voff = -6.2)
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.1, voff = 0.5)
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.1)
c.ca n12 n8 = 2.03e-9
c.cb n15 \ n14 = 2.03e - 9
c.cin n6 n8 = 1.39e-9
d.dbody n7 n71 = model = dbodymod
d.dbreak n72 n11 = model=dbreakmod
d.dplcap n10 n5 = model = dplcapmod
i.it n8 n17 = 1
1.1drain n2 n5 = 1e-9
1.1gate n1 n9 = 5.42e-9
1.1source n3 n7 = 4.16e-9
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1 = 1.15e-3, tc2 = -5.40e-7
res.rdbody n71 n5 = 8.40e-3, tc1 = 2.05e-3, tc2 = 3.85e-6
res.rdbreak n72 n5 = 1.68e-1, tc1 = 1.00e-3, tc2 = -1.00e-6
res.rdrain n50 n16 = 9.10e-3, tc1 = 7.85e-3, tc2 = 1.95e-5
res.rgate n9 \ n20 = 2.80
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 54.2
res.rlsource n3 n7 = 41.6
res.rslc1 n5 n51 = 1e-6, tc1 = 4.97e-3, tc2 = 5.05e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 6.5e-3, tc1 = 1.5e-3, tc2 = 1e-6
res.rvtemp n18 n19 = 1, tc1 = -1.92e-3, tc2 = 9.50e-7
res.rvthres n22 n8 = 1, tc1 = -1.85e-3, tc2 = -4.48e-6
spe.ebreak n11 n7 n17 n18 = 68.10
spe.eds n14 \ n8 \ n5 \ n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 \ n6 \ n18 \ n22 = 1
spe.evthres n6 n21 n19 n8 = 1
```

```
 sw_v csp.s1a \ n6 \ n12 \ n13 \ n8 = model = s1amod \\ sw_v csp.s1b \ n13 \ n12 \ n13 \ n8 = model = s1bmod \\ sw_v csp.s2a \ n6 \ n15 \ n14 \ n13 = model = s2amod \\ sw_v csp.s2b \ n13 \ n15 \ n14 \ n13 = model = s2bmod \\ v.vbat \ n22 \ n19 = dc = 1 \\ equations \ \{ \\ i \ (n51 -> n50) \ += iscl \\ iscl: \ v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/117))** 3)) \\ \} \ \}
```




Figure 24.

SPICE THERMAL MODEL

REV 26 July 1999

HUFA76429D3

CTHERM1 th 6 2.45e-3 CTHERM2 6 5 8.15e-3 CTHERM3 5 4 7.40e-3 CTHERM4 4 3 7.45e-3 CTHERM5 3 2 1.01e-2 CTHERM6 2 tl 7.49e-2 RTHERM1 th 6 9.00e-3 RTHERM2 6 5 1.80e-2 RTHERM3 5 4 9.15e-2 RTHERM4 4 3 2.43e-1 RTHERM5 3 2 3.50e-1

SABER THERMAL MODEL

RTHERM6 2 tl 3.62e-1

SABER thermal model HUFA76429D3

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6=2.45e-3 ctherm.ctherm2 6.5=8.15e-3 ctherm.ctherm3 5.4=7.40e-3 ctherm.ctherm4 4.3=7.45e-3 ctherm.ctherm5 3.2=1.01e-2 ctherm.ctherm6 2.1=7.49e-2 rtherm.rtherm1 th 6=9.00e-3 rtherm.rtherm2 6.5=1.80e-2 rtherm.rtherm3 5.4=9.15e-2 rtherm.rtherm4 4.3=2.43e-1 rtherm.rtherm5 3.2=3.50e-1 rtherm.rtherm6 2.11=3.62e-1
```




Figure 25.


PSPICE is a trademark of MicroSim Corporation.

Saber is a registered trademark of Sabremark Limited Partnership.



DPAK3 (IPAK) CASE 369AR ISSUE O

DATE 30 SEP 2016





NOTES: UNLESS OTHERWISE SPECIFIED

- A) ALL DIMENSIONS ARE IN MILLIMETERS.
- B) THIS PACKAGE CONFORMS TO JEDEC, TO-251, ISSUE C, VARIATION AA, DATED SEP 1988.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

DOCUMENT NUMBER:	98AON13815G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (IPAK)		PAGE 1 OF 1	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

onsemi Website: www.onsemi.com