

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



January 2014

FSCQ-Series:

FSCQ0565RT / FSCQ0765RT / FSCQ0965RT / FSCQ1265RT / FSCQ1565RT Green Mode Fairchild Power Switch (FPS™)

Features

- Optimized for Quasi-Resonant Converter (QRC)
- Advanced Burst-Mode Operation for under 1 W Standby Power Consumption
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP) Auto Restart
- Over-Voltage Protection (OVP) Auto Restart
- Abnormal Over-Current Protection (AOCP) Latch
- Internal Thermal Shutdown (TSD) Latch
- Under-Voltage Lockout (UVLO) with Hysteresis
- Low Startup Current (Typical: 25 μA)
- Internal High Voltage SenseFET
- Built-in Soft-Start (20 ms)
- Extended Quasi-Resonant Switching

Applications

- CTV
- Audio Amplifier

Description

A Quasi-Resonant Converter (QRC) typically shows lower EMI and higher power conversion efficiency compared to a conventional hard-switched converter with a fixed switching frequency. Therefore, a QRC is well suited for noise-sensitive applications, such as color TV and audio. Each product in the FSCQ series contains an integrated Pulse Width Modulation (PWM) controller and a SenseFET. This series is specifically designed for quasi-resonant off-line Switch Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed frequency oscillator, under-voltage lockout, leadingedge blanking (LEB), optimized gate driver, internal softstart, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSCQ series can reduce total cost, component count, size, and weight; while increasing efficiency, productivity, and system reliability. These devices provide a basic platform for cost-effective designs of quasi-resonant switching flyback converters.

Related Resources

- AN-4146 Design Guidelines for Quasi-Resonant Converters Using FSCQ-Series Fairchild Power Switch
- AN-4140 Transformer Design Consideration for Offline Flyback Converters Using Fairchild Power Switch

Ordering Information

Part Number	Package	Marking Code	BV _{DSS} (V)	R _{DSON} Max. (Ω)
FSCQ0565RTYDTU	TO-220F-5L (Forming)	CQ0565RT	650	2.2
FSCQ0765RTYDTU	TO-220F-5L (Forming)	CQ0765RT	650	1.6
FSCQ0965RTYDTU	TO-220F-5L (Forming)	CQ0965RT	650	1.2
FSCQ1265RTYDTU	TO-220F-5L (Forming)	CQ1265RT	650	0.9
FSCQ1565RTYDTU	TO-220F-5L (Forming)	CQ1565RT	650	0.7

Typical Circuit




Figure 1. Typical Flyback Application

Table 1. Maximum Output Power⁽¹⁾

	230 V _{AC} ±15% ⁽²⁾	85–265 V _{AC}
Product	Open Frame ⁽³⁾	Open Frame ⁽³⁾
FSCQ0565RT	70 W	60 W
FSCQ0765RT	100 W	85 W
FSCQ0965RT	130 W	110 W
FSCQ1265RT	170 W	140 W
FSCQ1565RT	210 W	170 W

Notes:

- 1. The junction temperature can limit the maximum output power.
- 2. 230 V_{AC} or 100/115 V_{AC} with doubler.
- 3. Maximum practical continuous power in an open frame design at 50°C ambient.

Internal Block Diagram Sync




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Assignments (Top View)

Pin Descriptions

Pin	Name	Description
1	DRAIN	This pin is the high-voltage power SenseFET drain connection.
2	GND	This pin is the control ground and the SenseFET source.
3	VCC	This pin is the positive supply input. This pin provides internal operating current for both startup and steady-state operation.
4	VFB	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 7.5 V, the overload protection triggers, which results in the FPS™ shutting down.
5	This pin is internally connected to the sync detect comparator for quasi-resonant switching. In normal quasi-resonant operation, the threshold of the sync comparator is 4.6 V / 2.6 V. When the sync threshold is changed to 3.0 V / 1.8 V in an extended quasi-resonant operation.	

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A = 25^{\circ}$ C, unless otherwise specified.

Symbol	Parameter	Value	Un	
V _{DS}	Drain Pin Voltage	650	V	
V _{CC}	Supply Voltage		20	V
V _{sync}	A 1 1 (V/) D		-0.3 to 13	.,
V_{FB}	Analog Input Voltage Range		-0.3 to V _{CC}	V
		FSCQ0565RT	11.2	
		FSCQ0765RT	15.2	
I_{DM}	Drain Current Pulsed ⁽⁴⁾	FSCQ0965RT	16.4	1
	/	FSCQ1265RT	21.2	
		FSCQ1565RT	26.4	
		FSCQ0565RT	2.8	
	7/	FSCQ0765RT	3.8	
I_D	Continuous Drain Current (T _C = 25°C) (T _C : Case Back Surface Temperature)	FSCQ0965RT	4.1	A _{(r}
	(1c. Case Back Surface Temperature)	FSCQ1265RT	5.3	()
		FSCQ1565RT	6.6	
		FSCQ0565RT	5.0	
	I _D * Continuous Drain Current* (T _{DL} = 25°C) (T _{DL} : Drain Lead Temperature)	FSCQ0765RT	7.0	
I _D *		FSCQ0965RT	7.6	Α(
(T _{DL} : Drain Lead Temperature)	FSCQ1265RT	11.0		
		FSCQ1565RT	13.3	
		FSCQ0565RT	1.7	
		FSCQ0765RT	2.4	
I_D	Continuous Drain Current (T _C = 100°C)	FSCQ0965RT	2.6	A _{(r}
		FSCQ1265RT	3.4	Ì
		FSCQ1565RT	4.4	
		FSCQ0565RT	400	
		FSCQ0765RT	570	
E _{AS}	Single-Pulsed Avalanche Energy ⁽⁵⁾	FSCQ0965RT	630	m
		FSCQ1265RT	950	
		FSCQ1565RT	1050	
		FSCQ0565RT	38	
		FSCQ0765RT	45	1
P_{D}	Total Power Dissipation (T _C = 25°C with Infinite Heat Sink)	FSCQ0965RT	49	٧
		FSCQ1265RT	50	
		FSCQ1565RT	75	
TJ	Operating Junction Temperature		150	٥(
T _A	Operating Ambient Temperature		-25 to +85	°(
T _{STG}	Storage Temperature Range		-55 to +150	°(

Continued on the following page.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A = 25^{\circ}C$, unless otherwise specified.

Symbol	Parameter		Value	Unit
ESD	Human Body Model (All Pins Except V _{FB})	$(GND - V_{FB} = 1.7 \text{ kV})$	2.0	kV
ESD	Machine Model (All Pins Except V _{FB})	(GND – V _{FB} = 170 V)	300	V

Notes:

- 4. Repetitive rating: pulse width limited by maximum junction temperature.
- 5. L = 15 mH, starting T_J = 25°C. These parameters, although guaranteed by design, are not tested in production.

Thermal Impedance

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	1	Value	Unit
		FSCQ0565RT	3.29	
		FSCQ0765RT	2.60	
J_{C}	Junction-to-Case Thermal Impedance	FSCQ0965RT	2.55	°C/W
r P		FSCQ1265RT	2.50	
		FSCQ1565RT	2.00	

Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
SenseFET	Part		1	I	I	I	1
BV _{DSS}	Drain-Source Breakdown Voltage		$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	650			V
I _{DSS}	Zero Gate Voltage Drain Current		$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$			250	μA
		FSCQ0565RT	$V_{GS} = 10 \text{ V}, I_{D} = 1 \text{ A}$		1.76	2.20	
		FSCQ0765RT	V _{GS} = 10 V, I _D = 1 A		1.40	1.60	
$R_{DS(ON)}$	Drain-Source On-State Resistance	FSCQ0965RT	V _{GS} = 10 V, I _D = 1 A		1.00	1.20	Ω
		FSCQ1265RT	V _{GS} = 10 V, I _D = 1 A		0.75	0.90	
		FSCQ1565RT	$V_{GS} = 10 \text{ V}, I_{D} = 1 \text{ A}$		0.53	0.70	
		FSCQ0565RT			1080		
		FSCQ0765RT			1415		
C _{ISS}	Input Capacitance	FSCQ0965RT	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V},$ $V_{DS} = 1 \text{ MHz}$		1750		pF
	7.	FSCQ1265RT	-1 = 1 IVII IZ		2400		
	7.	FSCQ1565RT			3050		
	Y	FSCQ0565RT			90		
	Output Capacitance	FSCQ0765RT			100		pF
C _{OSS} Ou		FSCQ0965RT	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V},$ f = 1 MHz		130		
		FSCQ1265RT			175		
		FSCQ1565RT			220		
Control Se	ection				I	I	
fosc	Switching Frequency		$V_{FB} = 5 \text{ V}, V_{CC} = 18 \text{ V}$	18	20	22	kHz
Δf_{OSC}	Switching Frequency Variation ⁽⁷⁾		-25°C ≤ T _A ≤ 85°C	0	±5	±10	%
I _{FB}	Feedback Source Current	Vi.	$V_{FB} = 0.8 \text{ V}, V_{CC} = 18 \text{ V}$	0.50	0.65	0.80	mA
D _{MAX}	Maximum Duty Cycle		$V_{FB} = 5 \text{ V}, V_{CC} = 18 \text{ V}$	92	95	98	%
D _{MIN}	Minimum Duty Cycle		$V_{FB} = 0 \text{ V}, V_{CC} = 18 \text{ V}$		0		%
V _{START}	LIVII O There also led Maltin and		V 4.V	14	15	16	.,
V_{STOP}	UVLO Threshold Voltage		$V_{FB} = 1 \text{ V}$	8	9	10	V
t _{SS}	Soft-Start Time ⁽⁶⁾			18	20	22	ms
Burst Mod	de Section			•			•
V_{BEN}	Burst Mode Enable Feedback Voltage	ge		0.25	0.40	0.55	V
I _{BFB}	Burst Mode Feedback Source Curre	nt	V _{FB} = 0 V	60	100	140	μΑ
t _{BS}	Burst Mode Switching Time		V _{FB} = 0.9 V, Duty = 50%	1.2	1.4	1.6	ms
t _{BH}	Burst Mode Hold Time		$V_{FB} = 0.9 \text{ V} \rightarrow 0 \text{ V}$	1.2	1.4	1.6	ms
Protection	Section			•	•		
V_{SD}	Shutdown Feedback Voltage		V _{CC} = 18 V	7.0	7.5	8.0	V
I _{DELAY}	Shutdown Delay Current		$V_{FB} = 5 \text{ V}, V_{CC} = 18 \text{ V}$	4	5	6	μΑ
V _{OVP}	Over-Voltage Protection		V _{FB} = 3 V	11	12	13	V
V _{OCL}	Over-Current Latch Voltage ⁽⁶⁾		V _{CC} = 18 V	0.9	1.0	1.1	V
TSD	Thermal Shutdown Temperature ⁽⁷⁾			140		1	°C

Continued on the following page...

Electrical Characteristics


 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Sync Sect	tion				ı		
V _{SH1}	Sync Threshold in Normal QR (H)			4.2	4.6	5.0	V
V _{SL1}	Sync Threshold in Normal QR (L)			2.3	2.6	2.9	V
V _{SH2}	Sync Threshold in Extended QR (H))	V 40 V V 5 V	2.7	3.0	3.3	V
V _{SL2}	Sync Threshold in Extended QR (L)		$V_{CC} = 18 \text{ V}, V_{FB} = 5 \text{ V}$	1.6	1.8	2.0	V
f _{SYH}	Extended QR Enable Frequency				90		kHz
f _{SYL}	Extended QR Disable Frequency				45		kHz
Total Devi	ice Section						
		FSCQ0565RT			4	6	
		FSCQ0765RT			4	6	
I _{OP}	Operating Supply Current in Normal Operation ⁽⁸⁾		V _{FB} = 5 V		6	8	mA
- //	rioimal operation	FSCQ1265RT			6	8	
		FSCQ1565RT			7	9	
I _{OB}	Operating Supply Current in Burst Mode (Non-Switching) ⁽⁸⁾		V _{FB} = GND		0.25	0.50	mA
I _{START}	Startup Current		$V_{CC} = V_{START} - 0.1 \text{ V}$		25	50	μA
I _{SN}	Sustain Latch Current ⁽⁶⁾		$V_{CC} = V_{STOP} - 0.1 \text{ V}$	¥	50	100	μA
Current S	ense Section						
		FSCQ0565RT		3.08	3.50	3.92	
		FSCQ0765RT		4.40	5.00	5.60	Ī
I _{LIM}	Maximum Current Limit ⁽⁹⁾	FSCQ0965RT	$V_{CC} = 18 \text{ V}, V_{FB} = 5 \text{ V}$	5.28	6.00	6.72	Α
		FSCQ1265RT		6.16	7.00	7.84	
		FSCQ1565RT		7.04	8.00	8.96	
1		FSCQ0565RT		0.45	0.65	0.85	
		FSCQ0765RT		0.65	0.90	1.15	
I _{BUR(pk)}	Burst Peak Current	FSCQ0965RT	$V_{CC} = 18 \text{ V}, V_{FB} = \text{Pulse}$	0.60	0.90	1.20	Α
		FSCQ1265RT		0.80	1.20	1.60	
		FSCQ1565RT			1.00]

Notes:

- 6. These parameters, although guaranteed, are tested only in wafer test process.
- 7. These parameters, although guaranteed by design, are not tested in production.
- 8. This parameter is the current flowing in the control IC.
- 9. These parameters indicate inductor current.
- 10. These parameters, although guaranteed, are tested only in wafer test process.





Burst-mode Supply Current (Non-Switching)





Figure 4. Operating Supply Current









Figure 6. Startup Current

Figure 7. Start Threshold Voltage







Figure 8. Stop Threshold Voltage

Figure 9. Initial Frequency







Figure 10. Maximum Duty Cycle

Figure 11. Over-Voltage Protection







Figure 12. Shutdown Delay Current

Figure 13. Shutdown Feedback Voltage







Figure 14. Feedback Source Current

Figure 15. Burst Mode Feedback Source Current







Figure 16. Feedback Offset Voltage

Figure 17. Burst Mode Enable Feedback Voltage







Figure 18. Sync. Threshold in Normal QR(H)

Figure 19. Sync. Threshold in Normal QR(L)







Figure 20. Sync. Threshold in Extended QR(H)

Figure 21. Sync. Threshold in Extended QR(L)






Figure 22. Extended QR Enable Frequency

Figure 23. Extended QR Disable Frequency




Figure 24. Pulse-by-Pulse Current Limit

Functional Description

1. Startup: Figure 25 shows the typical startup circuit and the transformer auxiliary winding for the FSCQ series. Before the FSCQ series begins switching, it consumes only startup current (typically 25 µA). The current supplied from the AC line charges the external capacitor (C_{a1}) that is connected to the V_{CC} pin. When V_{CC} reaches the start voltage of 15 V (V_{START}), the FSCQ series begins switching and its current consumption increases to IOP. Then, the FSCQ series continues normal switching operation and the power required is supplied from the transformer auxiliary winding, unless V_{CC} drops below the stop voltage of 9 V (V_{STOP}). To guarantee stable operation of the control IC, V_{CC} has under-voltage lockout (UVLO) with 6 V hysteresis. Figure 26 shows the relationship between the operating supply current of the FSCQ series and the supply voltage (V_{CC}).




Figure 25. Startup Circuit




Figure 26. Relationship between Operating Supply Current and V_{CC} Voltage

The minimum average of the current supplied from the AC is given by:

$$I_{SUP}^{AVG} = \left(\frac{\sqrt{2 \cdot V_{AC}^{MIN}}}{\pi} - \frac{V_{START}}{2}\right) \cdot \frac{1}{R_{STR}}$$
 (1)

where V_{ac}^{min} is the minimum input voltage, V_{START} is the FSCQ series' start voltage (15 V), and R_{str} is the startup resistor. The startup resistor should be chosen so that I_{sup}^{avg} is larger than the maximum startup current (50 μ A).

Once the resistor value is determined, the maximum loss in the startup resistor is obtained as:

$$Loss = \frac{1}{R_{STR}} \bullet \left(\frac{\left(V_{AC}^{MAX} \right)^2 + V_{START}^2}{2} - \frac{2\sqrt{2} \bullet V_{START} \bullet V_{AC}^{MAX}}{\pi} \right) (2)$$

where $V_{ac}^{\ \ max}$ is the maximum input voltage.

The startup resistor should have properly rated dissipation wattage.

2. Synchronization: The FSCQ series employs a quasi-resonant switching technique to minimize the switching noise and loss. In this technique, a capacitor (C_r) is added between the MOSFET drain and the source, as shown in Figure 27. The basic waveforms of the quasi-resonant converter are shown in Figure 28. The external capacitor lowers the rising slope of the drain voltage to reduce the EMI caused when the MOSFET turns off. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure 28.




Figure 27. Synchronization Circuit




Figure 28. Quasi-Resonant Operation Waveforms

The minimum drain voltage is indirectly detected by monitoring the V_{CC} winding voltage, as shown in Figure 27 and Figure 29. Choose voltage dividers, R_{SY1} and R_{SY2} , so that the peak voltage of the sync signal (V_{sypk}) is lower than the OVP voltage (12 V) to avoid triggering OVP in normal operation. It is typical to set V_{sypk} to be lower than OVP voltage by 3–4 V. To detect the optimum time to turn on MOSFET, the sync capacitor (C_{SY}) should be determined so that t_R is the same with t_Q , as shown in Figure 29. The t_R and t_Q are given as:

$$t_R = R_{SY2} \bullet C_{SY} \bullet In \left(\frac{V_{CO}}{2.6} \bullet \frac{R_{SY2}}{R_{SY1} + R_{SY2}} \right)$$
 (3)

$$t_{O} = \pi \bullet \sqrt{L_{m} \bullet C_{eo}} \tag{4}$$

$$V_{CO} = \frac{N_a \bullet (V_O + V_{FO})}{N_c} - V_{Fa}$$
 (5)

where:

L_m is the primary side inductance of the transformer;

N_s is the number of turns for the output winding;

N_a is the number of turns for the V_{CC} winding;

 $\ensuremath{V_{\text{Fo}}}$ is the diode forward-voltage drop of the output winding;

 V_{Fa} is the diode forward-voltage drop of the V_{CC} winding; and

 C_{eo} is the sum of the output capacitance of the MOSFET and the external capacitor, $C_{\text{r}}.$




Figure 29. Normal QR Operation Waveforms




Figure 30. Extended Quasi-Resonant Operation

In general, the QRC has a limitation in a wide load range application, since the switching frequency increases as the output load decreases, resulting in a severe switching loss in the light load condition. To overcome this limitation, the FSCQ series employs an extended quasi-resonant switching operation. Figure 30 shows the mode change between normal and extended quasi-resonant operations. In the normal quasi-resonant operation, the FSCQ series enters into the extended quasi-resonant operation when the switching frequency exceeds 90 kHz as the load reduces. To reduce the switching frequency, the MOSFET is turned on when the drain voltage reaches the second minimum level, as shown in Figure 31. Once the FSCQ series enters into the extended quasi-resonant operation, the first sync signal is ignored. After the first sync signal is applied, the sync threshold levels are changed from 4.6 V and 2.6 V to 3 V and 1.8 V, respectively, and the MOSFET turn-on time is synchronized to the second sync signal. The FSCQ series returns to its normal quasi-resonant operation when the switching frequency reaches 45 kHz as the load increases.




Figure 31. Extended QR Operation Waveforms

- 3. Feedback Control: The FSCQ series employs current mode control, as shown in Figure 32. An optocoupler (such as Fairchild's H11A817A) and shunt regulator (such as Fairchild's KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor, plus an offset voltage, makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically occurs when input voltage is increased or output load is decreased.
- **3.1 Pulse-by-Pulse Current Limit**: Because current mode control is employed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator (V_{fb}^*) as shown in Figure 32. The feedback current (I_{FB}) and internal resistors are designed so that the maximum cathode voltage of diode D_2 is about 2.8 V, which occurs when all IFB flows through the internal resistors. Since D_1 is blocked when the feedback voltage (V_{fb}) exceeds 2.8 V, the maximum voltage of the cathode of D_2 is clamped at this voltage, thus clamping V_{fb}^* . Therefore, the peak value of the current through the SenseFET is limited.
- **3.2 Leading Edge Blanking (LEB)**: At the instant the internal SenseFET is turned on, there is usually a high current spike through the SenseFET, caused by the external resonant capacitor across the MOSFET and secondary-side rectifier reverse recovery. Excessive voltage across the R_{sense} resistor can lead to incorrect feedback operation in the current mode PWM control. To counter this effect, the FSCQ series employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the Sense FET is turned on.




Figure 32. Pulse Width Modulation (PWM) Circuit

- **4. Protection Circuits**: The FSCQ series has several self-protective functions such as overload protection (OLP), abnormal over-current protection (AOCP), over-voltage protection (OVP), and thermal shutdown (TSD). OLP and OVP are auto-restart mode protections, while TSD and AOCP are latch mode protections. Because these protection circuits are fully integrated into the IC without external components, the reliability can be improved without increasing cost.
- Auto-Restart Mode Protection: Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the under voltage lockout (UVLO) stop voltage of 9 V, the protection is reset and the FSCQ series consumes only startup current (25 μ A). Then, the V_{CC} capacitor is charged up, since the current supplied through the startup resistor is larger than the current that the FPS consumes. When V_{CC} reaches the start voltage of 15 V, the FSCQ series resumes its normal operation. If the fault condition is not removed, the SenseFET remains off and VCC drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated (see Figure 33).
- Latch Mode Protection: Once this protection is triggered, switching is terminated and the SenseFET remains off until the AC power line is unplugged. Then, V_{CC} continues charging and discharging between 9 V and 15 V. The latch is reset only when V_{CC} is discharged to 6 V by unplugging the AC power line.




Figure 33. Auto Restart Mode Protection

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the over load protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger after a specified time to determine whether it is a transient situation or an overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (Vo) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{fb}) . If V_{fb} exceeds 2.8 V, D1 is blocked, and the 5 µA current source starts to charge C_B slowly up to V_{CC}. In this condition, V_{fb} continues increasing until it reaches 7.5 V, then the switching operation is terminated as shown in Figure 34. The delay for shutdown is the time required to charge CB from 2.8 V to 7.5 V with 5 µA. In general, a 20~50 ms delay is typical for most applications. OLP is implemented in auto restart mode.




Figure 34. Overload Protection

4.2 Abnormal Over Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FSCQ series has OLP (Overload Protection), it is not enough to protect the FSCQ series in that abnormal case, since severe current stress will be imposed on the SenseFET until the OLP triggers. The FSCQ series has an internal AOCP (Abnormal Over-Current Protection) circuit as shown in Figure 35. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is then compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of SMPS. This protection is implemented in the latch mode.




Figure 35. AOCP Block

- 4.3 Over-Voltage Protection (OVP): If the secondary side feedback circuit malfunctions or a solder defect causes an open in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, V_{fb} climbs up in a similar manner to the over load situation, forcing the preset maximum current to be supplied to the SMPS until the over load protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSCQ series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 12 V, an OVP is triggered resulting in a shutdown of SMPS. In order to avoid undesired triggering of OVP during normal operation, the peak voltage of the sync signal should be designed to be below 12 V. This protection is implemented in the auto restart mode.
- **4.4 Thermal Shutdown (TSD):** The SenseFET and the control IC are built in one package. This makes it easy for the control IC to detect abnormal over temperature of the SenseFET. When the temperature exceeds approximately 150°C, the thermal shutdown triggers. This protection is implemented in the latch mode.

- **5. Soft Start:** The FSCQ series has an internal soft-start circuit that increases PWM comparator's inverting input voltage together with the SenseFET current slowly after it starts up. The typical soft start time is 20 ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. Increasing the pulse width to the power switching device also helps prevent transformer saturation and reduces the stress on the secondary diode during startup. For a fast build up of the output voltage, an offset is introduced in the soft-start reference current.
- **6. Burst Operation:** To minimize the power consumption in the standby mode, the FSCQ series employs burst operation. Once FSCQ series enters burst mode, FSCQ series allows all output voltages and effective switching frequency to be reduced. Figure 36 shows the typical feedback circuit for C-TV applications. In normal operation, the picture on signal is applied and the transistor Q_1 is turned on, which decouples R_3 , D_Z and D_1 from the feedback network. Therefore, only V_{O1} is regulated by the feedback circuit in normal operation and determined by R_1 and R_2 as:

$$V_{O1}^{NORM} = 2.5 \bullet \left(\frac{R_1 + R_2}{R_2}\right) \tag{6}$$

In standby mode, the picture ON signal is disabled and the transistor Q_1 is turned off, which couples R_3 , D_2 , and D_1 to the reference pin of KA431. Then, V_{O2} is determined by the Zener diode breakdown voltage. Assuming that the forward voltage drop of D_1 is 0.7V, V_{O2} in standby mode is approximately given by:

$$V_{02}^{STBY} = V_Z + 0.7 + 2.5 (7)$$




Figure 36. Typical Feedback Circuit to Drop Output Voltage in Standby Mode

Figure 38 shows the burst mode operation waveforms. When the picture ON signal is disabled, Q1 is turned off and R₃ and D_z are connected to the reference pin of KA431 through D_1 . Before V_{o2} drops to V_{o2}^{stby} , the voltage on the reference pin of KA431 is higher than 2.5 V, which increases the current through the opto LED. This pulls down the feedback voltage (VFB) of FSCQ series and forces FSCQ series to stop switching. If the switching is disabled longer than 1.4 ms, FSCQ series enters into burst operation and the operating current is reduced from I_{OP} to 0.25 mA (I_{OB}). Since there is no switching, V_{o2} decreases until it reaches V_{o2}^{stby} . As V_{o2} reaches V_{o2}^{stby} , the current through the opto LED decreases allowing the feedback voltage to rise. When the feedback voltage reaches 0.4 V, FSCQ series resumes switching with a predetermined peak drain current of 0.9 A. After burst switching for 1.4 ms, FSCQ series stops switching and checks the feedback voltage. If the feedback voltage is below 0.4 V, FSCQ series stops switching until the feedback voltage increases to 0.4 V. If the feedback voltage is above 0.4 V, FSCQ series goes back to the normal operation. The output voltage drop circuit can be implemented alternatively, as shown in Figure 37. In the circuit, the FSCQ series goes into burst mode, when picture off signal is applied to Q1. Then, Vo2 is determined by the Zener diode breakdown voltage. Assuming that the forward voltage drop of opto LED is 1 V, the approximate value of Vo2 in standby mode is given by:

$$V_{O2}^{STBY} = V_Z + 1 \tag{8}$$





Figure 37. Feedback Circuit to Drop Output Voltage in Standby Mode



FSCQ0565RT Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Max. Current)			
			12 V (0.5 A)			
C-TV	50 W	Universal Input	18 V (0.3 A)			
C-1V	59 W	(90–270 V _{ac})	125 V (0.3 A)			
			24 V (0.4 A)			

Features

- High Efficiency (>83% at 90 V_{ac} Input)
- Wider Load Range through the Extended Quasi-Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft-Start (20 ms)

Key Design Notes

24 V Output Designed to Drop to 8 V in Standby Mode





Figure 39. FSCQ0565RT Typical Application Circuit Schematic

FSCQ0565RT Typical Application Circuit (Continued)






Figure 40. Transformer Schematic Diagram

Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
N _{p1}	1–3	0.5φ × 1	32	Center Winding
N _{125V} /2	16–15	0.5φ × 1	32	Center Winding
N _{24V}	18–17	0.4φ × 2	13	Center Winding
N _{12V}	12–13	0.5φ × 2	7	Center Winding
N_{p2}	3–4	0.5φ × 1	32	Center Winding
N _{125V} /2	15–14	0.5φ × 1	32	Center Winding
N _{18V}	11–10	0.4φ × 2	10	Center Winding
Na	7–6	0.3φ × 1	20	Center Winding

Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1–3	740 µH ±5%	1 kHz, 1 V
Leakage Inductance	1–3	10 μH Max.	2nd all short

Core & Bobbin

Core: EER3540
 Bobbin: EER3540
 Ae: 107 mm²

Bill of Materials

Part	Value	Note
	Fuse	
FUSE	250 V / 2 A	
	NTC	
RT101	5D-9	
	Resisto	or
R101	100 kΩ	0.25 W
R102	150 kΩ	0.25 W
R103	5.1 Ω	0.25 W
R104	1.5 kΩ	0.25 W
R105	470 Ω	0.25 W
R106	1.5 kΩ	1 W
R107	Open	
R201	1 kΩ	0.25 W
R202	1 kΩ	0.25 W
R203	39 kΩ	0.25 W
R204	4.7 kΩ	0.25 W, 1%
R205	220 kΩ	0.25 W, 1%
R206	5.1 kΩ	0.25 W
R207	5.1 kΩ	0.25 W
R208	1 kΩ	0.25 W
VR201	30 kΩ	
	Capacit	or
C101	330 nF / 275 V _{AC}	
C102	220 μF / 400 V	Box Capacitor
C103	10 μF / 50 V	Electrolytic
C104	10 μF / 50 V	Electrolytic
C105	3.9 nF / 50 V	Electrolytic
C106	47 nF / 50 V	Film Capacitor
C107	680 pF / 1 kV	Film Capacitor
C108	Open	
C201	$100~\mu F / 160~V$	Electrolytic
C202	47 μF / 160 V	Electrolytic
C203	1000 μF / 35 V	Electrolytic
C204	1000 μF / 35 V	Electrolytic
C205	1000 μF / 35 V	Electrolytic
C206	22 nF / 50 V	Film Capacitor
C207	470 pF / 1 kV	Ceramic Capacitor
C208	470 pF / 1 kV	Ceramic Capacitor
C209	470 pF / 1 kV	Ceramic Capacitor
C210	470 pF / 1 kV	Ceramic Capacitor
C301	2.2 nF / 1 kV	AC Ceramic Capacitor

Part	Value	Note			
	Inductor				
BEAD101	BEAD				
BEAD201	5 µH	3 A			
	Diode				
D101	1N4937	1 A, 600 V			
D102	1N4937	1 A, 600 V			
D103	1N4148	0.15 A, 50 V			
D104	Short				
D105	Open				
ZD101	1N4746	18 V, 1 W			
ZD102	Open				
ZD201	1N5231	5.1 V, 0.5 W			
D201	1N4148	0.15 A, 50 V			
D202	EGP20J	2 A, 600 V			
D203	EGP20D	2 A, 200 V			
D204	EGP20D	2 A, 200 V			
D205	EGP20D	2 A, 200 V			
Bridge Diode					
BD101	GSIB660	6 A, 600 V			
	Line Filter				
LF101		14 mH			
	Transformer	-			
T101	EER3540				
	Switch				
SW201	ON/OFF	For MCU Signal			
IC					
IC101	FSCQ0565RT	TO-220F-5L			
OPT101	FOD817A				
Q201	KA431LZ	TO-92			
Q202	KSC945				

FSCQ0765RT Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Max. Current)
			12 V (1 A)
C TV	92 W	Universal Input	18 V (0.5 A)
C-1V	C-TV 83 W	(90-270 V _{ac})	125 V (0.4 A)
			24 V (0.5 A)

Features

- High Efficiency (>83% at 90 V_{ac} Input)
- Wider Load Range through the Extended Quasi-Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft-Start (20 ms)

Key Design Notes

24 V Output Designed to Drop to 8 V in Standby Mode




Figure 41. FSCQ0765RT Typical Application Circuit Schematic

FSCQ0765RT Typical Application Circuit (Continued)




Figure 42. Transformer Schematic Diagram

Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
N _{p1}	1–3	0.5φ × 1	32	Center Winding
N _{125V} /2	16–15	0.5φ × 1	32	Center Winding
N _{24V}	18–17	0.4φ × 2	13	Center Winding
N _{12V}	12–13	0.5φ × 2	7	Center Winding
N _{p2}	3–4	0.5φ × 1	32	Center Winding
N _{125V} /2	15–14	0.5φ × 1	32	Center Winding
N _{18V}	11–10	0.4φ × 2	10	Center Winding
N _a	7–6	0.3φ × 1	20	Center Winding

Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1–3	515 μH ±5%	1 kHz, 1 V
Leakage Inductance	1–3	10 μH Max.	2nd all short

Core & Bobbin

Core: EER3540
 Bobbin: EER3540
 Ae: 107 mm²

Bill of Materials

Part	Value	Note	
	Fuse		
FUSE	FUSE 250 V / 2 A		
	NTC		
RT101	5D-9		
	Resisto	or	
R101	100 kΩ	0.25 W	
R102	150 kΩ	0.25 W	
R103	5.1 Ω	0.25 W	
R104	1.5 kΩ	0.25 W	
R105	470 Ω	0.25 W	
R106	1.5 kΩ	1 W	
R107	Open		
R201	1 kΩ	0.25 W	
R202	1 kΩ	0.25 W	
R203	39 kΩ	0.25 W	
R204	4.7 kΩ	0.25 W, 1%	
R205	220 kΩ	0.25 W, 1%	
R206	5.1 kΩ	0.25 W	
R207	5.1 kΩ	0.25 W	
R208	1 kΩ	0.25 W	
VR201	30 kΩ		
Capacitor		or	
C101	330 nF / 275 V _{AC}		
C102	220 μF / 400 V	Box Capacitor	
C103	10 μF / 50 V	Electrolytic	
C104	10 μF / 50 V	Electrolytic	
C105	3.9 nF / 50 V	Electrolytic	
C106	47 nF / 50 V	Film Capacitor	
C107	680 pF / 1 kV	Film Capacitor	
C108	Open		
C201	$100~\mu F$ / $160~V$	Electrolytic	
C202	47 μF / 160 V	Electrolytic	
C203	1000 μF / 35 V	Electrolytic	
C204	1000 μF / 35 V	Electrolytic	
C205	1000 μF / 35 V	Electrolytic	
C206	22 nF / 50 V	Film Capacitor	
C207	470 pF / 1 kV	Ceramic Capacitor	
C208	470 pF / 1 kV	Ceramic Capacitor	
C209	470 pF / 1 kV	Ceramic Capacitor	
C210	470 pF / 1 kV	Ceramic Capacitor	
C301	2.2 nF / 1 kV	AC Ceramic Capacitor	

Part	Value	Note		
	Inductor			
BEAD101	BEAD			
BEAD201	5 μH	3 A		
	Diode			
D101	1N4937	1 A, 600 V		
D102	1N4937	1 A, 600 V		
D103	1N4148	0.15 A, 50 V		
D104	Short			
D105	Open			
ZD101	1N4746	18 V, 1 W		
ZD102	Open			
ZD201	1N5231	5.1 V, 0.5 W		
D201	1N4148	0.15 A, 50 V		
D202	EGP20J	2 A, 600 V		
D203	EGP20D	2 A, 200 V		
D204	EGP20D	2 A, 200 V		
D205	EGP20D	2 A, 200 V		
Bridge Diode				
BD101	GSIB660	6 A, 600 V		
	Line Filter			
LF101		14 mH		
	Transformer			
T101	EER3540	3		
	Switch			
SW201	ON/OFF	For MCU Signal		
IC				
IC101	FSCQ0765RT	TO-220F-5L		
OPT101	FOD817A	6		
Q201	KA431LZ	TO-92		
Q202	KSC945			

FSCQ0965RT Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Max. Current)
			12 V (0.5 A)
0.77/	102 W	Universal Input	12 V (0.5 A) 18 V (0.5 A) 125 V (0.5 A)
C-TV	102 VV	(90–270 V _{ac}) 125 V (0.5 A)	125 V (0.5 A)
			24 V (1.0 A)

Features

- High Efficiency (>83% at 90 V_{ac} Input)
- Wider Load Range through the Extended Quasi-Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft-Start (20 ms)

Key Design Notes

24 V Output Designed to Drop to 8 V in Standby Mode





Figure 43. FSCQ0965RT Typical Application Circuit Schematic

FSCQ0965RT Typical Application Circuit (Continued)






Figure 44. Transformer Schematic Diagram

Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
N _{p1}	1–3	0.5φ × 1	32	Center Winding
N _{125V} /2	16–15	0.5φ × 1	32	Center Winding
N _{24V}	18–17	0.4φ × 2	13	Center Winding
N _{12V}	12–13	0.5φ × 2	7	Center Winding
N _{p2}	3–4	0.5φ × 1	32	Center Winding
N _{125V} /2	15–14	0.5φ × 1	32	Center Winding
N _{18V}	11–10	0.4φ × 2	10	Center Winding
Na	7–6	0.3φ × 1	20	Center Winding

Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1–3	410 µH ±5%	1 kHz, 1 V
Leakage Inductance	1–3	10 μH Max.	2nd all short

Core & Bobbin

Core: EER3540
 Bobbin: EER3540
 Ae: 107 mm²

Bill of Materials

Part	Value	Note
	Fuse	
FUSE	250 V / 3 A	
	NTC	
RT101	5D-9	
	Resisto	or
R101	100 kΩ	0.25 W
R102	150 kΩ	0.25 W
R103	5.1 Ω	0.25 W
R104	1.5 kΩ	0.25 W
R105	470 Ω	0.25 W
R106	1.5 kΩ	1 W
R107	Open	
R201	1 kΩ	0.25 W
R202	1 kΩ	0.25 W
R203	39 kΩ	0.25 W
R204	4.7 kΩ	0.25 W, 1%
R205	220 kΩ	0.25 W, 1%
R206	5.1 kΩ	0.25 W
R207	5.1 kΩ	0.25 W
R208	1 kΩ	0.25 W
VR201	30 kΩ	
Capacitor		or
C101	330 nF / 275 V _{AC}	
C102	220 μF / 400 V	Box Capacitor
C103	10 μF / 50 V	Electrolytic
C104	10 μF / 50 V	Electrolytic
C105	3.9 nF / 50 V	Electrolytic
C106	47 nF / 50 V	Film Capacitor
C107	1 nF / 1 kV	Film Capacitor
C108	Open	
C201	$100~\mu F / 160~V$	Electrolytic
C202	47 μF / 160 V	Electrolytic
C203	1000 μF / 35 V	Electrolytic
C204	1000 μF / 35 V	Electrolytic
C205	1000 μF / 35 V	Electrolytic
C206	22 nF / 50 V	Film Capacitor
C207	470 pF / 1 kV	Ceramic Capacitor
C208	470 pF / 1 kV	Ceramic Capacitor
C209	470 pF / 1 kV	Ceramic Capacitor
C210	470 pF / 1 kV	Ceramic Capacitor
C301	2.2 nF / 1 kV	AC Ceramic Capacitor

Part	Value	Note			
	Inductor				
BEAD101	BEAD				
BEAD201	5 µH	3 A			
	Diode				
D101	1N4937	1 A, 600 V			
D102	1N4937	1 A, 600 V			
D103	1N4148	0.15 A, 50 V			
D104	Short				
D105	Open				
ZD101	1N4746	18 V, 1 W			
ZD102	Open				
ZD201	1N5231	5.1 V, 0.5 W			
D201	1N4148	0.15 A, 50 V			
D202	EGP30J	3 A, 600 V			
D203	EGP30D	3 A, 200 V			
D204	EGP20D	2 A, 200 V			
D205	EGP20D	2 A, 200 V			
Bridge Diode					
BD101	GSIB660	6 A, 600 V			
	Line Filter				
LF101		14 mH			
	Transformer	-			
T101	EER3540				
	Switch				
SW201	ON/OFF	For MCU Signal			
	IC				
IC101	FSCQ0965RT	TO-220F-5L			
OPT101	FOD817A				
Q201	KA431LZ	TO-92			
Q202	KSC945				

FSCQ1265RT Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Max. Current)	
C-TV			8.5 V (0.5 A) 15 V (0.5 A)	
	132 W	Universal Input	15 V (0.5 A)	
	132 VV	(90–270 V _{ac})	140 V (0.6 A)	
			24 V (1.5 A)	

Features

- High Efficiency (>83% at 90 V_{ac} Input)
- Wider Load Range through the Extended Quasi-Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft-Start (20 ms)

Key Design Notes

24 V Output Designed to Drop to 8 V in Standby Mode





Figure 45. FSCQ1265RT Typical Application Circuit Schematic

FSCQ1265RT Typical Application Circuit (Continued)






Figure 46. Transformer Schematic Diagram

Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
N ₂₄	18–17	0.65φ × 2	8	Space Winding
N _{P1}	1–3	0.1φ × 10 × 2	20	Center Winding
N _{140V} /2	16–15	0.1φ × 10 × 2	23	Center Winding
N _{p2}	3–4	$0.1\phi \times 10 \times 2$	20	Center Winding
N _{140V} /2	15–14	$0.1\phi \times 10 \times 2$	22	Center Winding
N _{8.5V}	12–13	0.6φ × 1	3	Space Winding
N _{15V}	11–10	0.6φ × 1	6	Space Winding
Na	7–6	0.3φ × 1	13	Space Winding

Electrical Characteristics

\	Pin	Specification	Remarks
Inductance	1–4	315 μH ±5%	1 kHz, 1 V
Leakage Inductance	1–4	10 μH Max.	2nd all short

Core & Bobbin

Core: EER4042

■ Bobbin: EER4042 (18 Pin)

Ae: 153 mm²

Bill of Materials

Part	Value	Note			
	Fuse				
FUSE 250 V / 5 A					
	NTC				
RT101	5D-11				
	Resisto	or			
R101	100 kΩ	0.25 W			
R102	150 kΩ	0.25 W			
R103	5.1 Ω	0.25 W			
R104	1.5 kΩ	0.25 W			
R105	470 Ω	0.25 W			
R106	1 kΩ	1 W			
R107	Open				
R201	1 kΩ	0.25 W			
R202	1 kΩ	0.25 W			
R203	39 kΩ	0.25 W			
R204	4.7 kΩ	0.25 W, 1%			
R205	240 kΩ	0.25 W, 1%			
R206	10 kΩ	0.25 W			
R207	5.1 kΩ	0.25 W			
R208	1 kΩ	0.25 W			
VR201	30 kΩ				
	Capacit	or			
C101	330 nF / 275 V _{AC}				
C102	330 μF / 400 V	Box Capacitor			
C103	10 μF / 50 V	Electrolytic			
C104	10 μF / 50 V	Electrolytic			
C105	3.3 nF / 50 V	Electrolytic			
C106	47 nF / 50 V	Film Capacitor			
C107	1 nF / 1 kV	Film Capacitor			
C108	Open				
C201	$100~\mu F / 160~V$	Electrolytic			
C202	68 µF / 160 V	Electrolytic			
C203	1000 μF / 35 V	Electrolytic			
C204	1000 μF / 35 V	Electrolytic			
C205	1000 μF / 35 V	Electrolytic			
C206	150 nF / 50 V	Film Capacitor			
C207	470 pF / 1 kV	Ceramic Capacitor			
C208	470 pF / 1 kV	Ceramic Capacitor			
C209	470 pF / 1 kV	Ceramic Capacitor			
C210	470 pF / 1 kV	Ceramic Capacitor			
C301	3.3 nF / 1 kV	AC Ceramic Capacitor			

Part	Value	Note		
Inductor				
BEAD101	BEAD			
BEAD201	5 μH	3 A		
	Diode			
D101	1N4937	1 A, 600 V		
D102	1N4937	1 A, 600 V		
D103	1N4148	0.15 A, 50 V		
D104	Short			
D105	Open			
ZD101	1N4746	18 V, 1 W		
ZD102	Open			
ZD201	1N5231	5.1 V, 0.5 W		
D201	1N4148	0.15 A, 50 V		
D202	EGP30J	3 A, 600 V		
D203	EGP30D	3 A, 200 V		
D204	EGP20D	2 A, 200 V		
D205	EGP20D	2 A, 200 V		
Bridge Diode				
BD101	GSIB660	6 A, 600 V		
Line Filter				
LF101		14 mH		
Transformer				
T101	EER4042	1		
	Switch			
SW201	ON/OFF	For MCU Signal		
IC				
IC101	FSCQ1265RT	TO-220F-5L		
OPT101	FOD817A			
Q201	KA431LZ	TO-92		
Q202	KSC945			

FSCQ1565RT Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Max. Current)
C-TV	400 W		8.5 V (0.5 A)
		Universal Input	15 V (0.5 A)
	160 W	(90-270 V _{ac})	140 V (0.8 A)
		0	24 V (1.5 A)

Features

- High Efficiency (>83% at 90 V_{ac} Input)
- Wider Load Range through the Extended Quasi-Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft-Start (20 ms)

Key Design Notes

24 V Output Designed to Drop to 8 V in Standby Mode




Figure 47. FSCQ1265RT Typical Application Circuit Schematic




Figure 48. Transformer Schematic Diagram

Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
N ₂₄	18–17	0.65φ × 2	5	Space Winding
N _{P1}	1–3	$0.08\phi \times 20 \times 2$	13	Center Winding
N _{140V} /2	16–15	0.08φ × 20 × 2	15	Center Winding
N _{p2}	3–4	0.08φ × 20 × 2	13	Center Winding
N _{140V} /2	15–14	$0.08\phi \times 20 \times 2$	14	Center Winding
N _{8.5V}	12–13	0.6φ × 1	2	Space Winding
N _{15V}	11–10	0.6φ × 1	3	Space Winding
Na	7–6	0.3φ × 1	8	Space Winding

Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1–4	220 µH ±5%	1 kHz, 1 V
Leakage Inductance	1–4	10 μH Max.	2nd all short

Core & Bobbin

Core: EER4245

Bobbin: EER4245 (18 Pin)

Ae: 201.8 mm²

Bill of Materials

Part	Value	Note
	Fuse	
FUSE	250 V / 5 A	
	NTC	
RT101	6D-22	
	Resisto	or
R101	100 kΩ	0.25 W
R102	150 kΩ	0.25 W
R103	5.1 Ω	0.25 W
R104	1.5 kΩ	0.25 W
R105	470 Ω	0.25 W
R106	1 kΩ	1 W
R107	Open	
R201	1 kΩ	0.25 W
R202	1 kΩ	0.25 W
R203	39 kΩ	0.25 W
R204	4.7 kΩ	0.25 W, 1%
R205	240 kΩ	0.25 W, 1%
R206	10 kΩ	0.25 W
R207	5.1 kΩ	0.25 W
R208	1 kΩ	0.25 W
VR201	30 kΩ	
	Capacit	or
C101	330 nF / 275 V _{AC}	
C102	470 μF / 400 V	Box Capacitor
C103	10 μF / 50 V	Electrolytic
C104	10 μF / 50 V	Electrolytic
C105	2.7 nF / 50 V	Electrolytic
C106	47 nF / 50 V	Film Capacitor
C107	1 nF / 1 kV	Film Capacitor
C108	Open	
C201	220 μF / 160 V	Electrolytic
C202	68 μF / 160 V	Electrolytic
C203	1000 μF / 35 V	Electrolytic
C204	1000 μF / 35 V	Electrolytic
C205	1000 μF / 35 V	Electrolytic
C206	150 nF / 50 V	Film Capacitor
C207	470 pF / 1 kV	Ceramic Capacitor
C208	470 pF / 1 kV	Ceramic Capacitor
C209	470 pF / 1 kV	Ceramic Capacitor
C210	470 pF / 1 kV	Ceramic Capacitor
C301	3.3 nF / 1 kV	AC Ceramic Capacitor

Part	Value	Note			
Inductor					
BEAD101	BEAD				
BEAD201	5 μΗ	3 A			
	Diode				
D101	1N4937	1 A, 600 V			
D102	1N4937	1 A, 600 V			
D103	1N4148	0.15 A, 50 V			
D104	Short				
D105	Open				
ZD101	1N4746	18 V, 1 W			
ZD102	Open				
ZD201	1N5231	5.1 V, 0.5 W			
D201	1N4148	0.15 A, 50 V			
D202	EGP30J	3 A, 600 V			
D203	EGP30D	3 A, 200 V			
D204	EGP20D	2 A, 200 V			
D205	EGP20D	2 A, 200 V			
	Bridge Diode	•			
BD101	GSIB660	6 A, 600 V			
	Line Filter				
LF101		14 mH			
	Transformer				
T101	EER4245				
	Switch				
SW201	ON/OFF	For MCU Signal			
IC					
IC101	FSCQ1565RT	TO-220F-5L			
OPT101	FOD817A				
Q201	KA431LZ	TO-92			
Q202	KSC945				

PCB Layout




Figure 49. Top View





Figure 50. Bottom View



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative