# <u>MOSFET</u> – Power, P-Channel, SOT-223

### -5.2 A, -30 V

#### Features

- Ultra Low RDS(on)
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature SOT-223 Surface Mount Package
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable NVF5P03T3G
- These Devices are Pb-Free and are RoHS Compliant

#### Applications


- DC–DC Converters
- Power Management
- Motor Controls
- Inductive Loads
- Replaces MMFT5P03HD




#### **ON Semiconductor®**

http://onsemi.com

# -5.2 AMPERES, -30 VOLTS $R_{DS(on)} = 100 \text{ m}\Omega$



P-Channel MOSFET



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTF5P03T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NVF5P03T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### MAXIMUM RATINGS (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted) Negative sign for P-Channel devices omitted for clarity

Rating Drain-to-Source Voltage			Мах	Unit
			-30	V
Drain-to-Gate Voltage	e (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	-30	V
Gate-to-Source Volta	ge – Continuous	V <sub>GS</sub>	± 20	V
1 sq in FR-4 or G-10 PCB 10 seconds	Thermal Resistance – Junction to Ambient Total Power Dissipation @ $T_A = 25^{\circ}C$ Linear Derating Factor Drain Current – Continuous @ $T_A = 25^{\circ}C$ Continuous @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 1)	R <sub>THJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	40 3.13 25 -5.2 -4.1 -26	°C/W Watts mW/°C A A A
Minimum FR-4 or G-10 PCB 10 seconds	Thermal Resistance – Junction to Ambient Total Power Dissipation @ $T_A = 25^{\circ}C$ Linear Derating Factor Drain Current – Continuous @ $T_A = 25^{\circ}C$ Continuous @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 1)	R <sub>THJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	80 1.56 12.5 -3.7 -2.9 -19	°C/W Watts mW/°C A A A
Operating and Storage	e Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
5	-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C <sub>S</sub> = −10 Vdc, Peak I <sub>L</sub> = −12 Apk, L = 3.5 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	250	mJ

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Repetitive rating; pulse width limited by maximum junction temperature.


#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = $25^{\circ}$ C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Cpk $\geq$ 2.0) (Notes 2 and 4) (V_{GS} = 0 Vdc, I_D = -250 \mu Adc)			-30	-	-	Vdc mV/°C
Temperature Coefficient (Positive)				-28		
Zero Gate Voltage Drain Current ( $V_{DS} = -24$ Vdc, $V_{GS} = 0$ Vdc) ( $V_{DS} = -24$ Vdc, $V_{GS} = 0$ Vdc, $T_J$	= 125°C)	IDSS	-		-1.0 -25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = $\pm$ 20 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	-	-	± 100	nAdc
ON CHARACTERISTICS (Note 2)		1	1	1		
Gate Threshold Voltage (Cpk $\ge$ 2.0) (Notes 2 and 4) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 $\mu$ Adc) Threshold Temperature Coefficient (Negative)		V <sub>GS(th)</sub>	-1.0	-1.75 3.5	-3.0	Vdc mV/°C
	- /	D				mΩ
$\begin{array}{l} \mbox{Static Drain-to-Source On-Resistan} \\ (V_{GS}=-10 \mbox{ Vdc}, \mbox{ I}_{D}=-5.2 \mbox{ Adc}) \\ (V_{GS}=-4.5 \mbox{ Vdc}, \mbox{ I}_{D}=-2.6 \mbox{Adc}) \end{array}$	ice (Cpk ≥ 2.0) (Notes 2 and 4)	R <sub>DS(on)</sub>	-	76 107	100 150	11152
Forward Transconductance (Note 2) $(V_{DS} = -15 \text{ Vdc}, I_D = -2.0 \text{ Adc})$	9 <sub>fs</sub>	2.0	3.9	-	Mhos	
DYNAMIC CHARACTERISTICS		4	+	+	ł	<u>.</u>
Input Capacitance	(V <sub>DS</sub> = -25 Vdc, V <sub>GS</sub> = 0 V,	C <sub>iss</sub>	_	500	950	pF
Output Capacitance	f = 1.0 MHz)	C <sub>oss</sub>	_	153	440	
Transfer Capacitance	-	C <sub>rss</sub>	_	58	140	
SWITCHING CHARACTERISTIC	<b>S</b> (Note 3)					
Turn-On Delay Time	$(V_{DD} = -15 \text{ Vdc}, I_D = -4.0 \text{ Adc},$	t <sub>d(on)</sub>	-	10	24	ns
Rise Time	- V <sub>GS</sub> = −10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 2)	t <sub>r</sub>	_	33	48	-
Turn-Off Delay Time		t <sub>d(off)</sub>	-	38	94	1
Fall Time	-	t <sub>f</sub>	-	20	92	-
Turn-On Delay Time	$(V_{DD} = -15 \text{ Vdc}, I_D = -2.0 \text{ Adc},$	t <sub>d(on)</sub>	-	16	38	ns
Rise Time	V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 2)	t <sub>r</sub>	-	45	110	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	23	60	
Fall Time		t <sub>f</sub>	-	24	80	
Gate Charge	$(V_{DS} = -24 \text{ Vdc}, I_D = -4.0 \text{ Adc}, V_{GS} = -10 \text{ Vdc}) \text{ (Note 2)}$	Q <sub>T</sub>	-	15	38	nC
		Q <sub>1</sub>	-	1.6	-	-
		Q <sub>2</sub>	-	3.5	-	
		Q3	-	2.6	-	
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On-Voltage		V <sub>SD</sub>		-1.1 -0.89	-1.5 -	Vdc
Reverse Recovery Time	$(I_{S} = -4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_{S}/dt = 100 \text{ A}/\mu\text{s}) \text{ (Note 2)}$	t <sub>rr</sub>	-	34	_	ns
		ta	-	20	_	1
		t <sub>b</sub>	-	14	_	1
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.036	_	μC


2. Pulse Test: Pulse Width  $\leq 300 \ \mu s$ , Duty Cycle  $\leq 2.0\%$ . 3. Switching characteristics are independent of operating junction temperatures. 4. Reflects typical values.  $Cpk = \left| \frac{Max \ limit - Typ}{3 \times SIGMA} \right|$ 

 $\frac{\dot{Max \ limit} - Typ}{3 \times SIGMA}$ 

#### **TYPICAL ELECTRICAL CHARACTERISTICS**



#### **TYPICAL ELECTRICAL CHARACTERISTICS**



#### **TYPICAL ELECTRICAL CHARACTERISTICS**





Figure 13. FET Thermal Response

DATE 02 OCT 2018





SCALE 1:1



С

-11

SIDE VIEW


DETAIL A

A1

SOT-223 (TO-261) CASE 318E-04 ISSUE R

- NDTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
A	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	2.90 3.06		
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30 3.50		3.70	
e	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10*	



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

FRONT VIEW


© Semiconductor Components Industries, LLC, 2018

#### SOT-223 (TO-261) CASE 318E-04 ISSUE R

#### DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

### GENERIC MARKING DIAGRAM\*



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2		
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters, including "Typicals" must be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcula performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥