

MOSFET - N-Channel, POWERTRENCH®

30 V, 7 A, 23 m Ω

FDS8984, FDS8984-F40

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of dc-dc converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low R_{DS(ON)} and fast switching speed.

Features

- Max $R_{DS(ON)} = 23 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$, $I_D = 7 \text{ A}$
- Max $R_{DS(ON)} = 30 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$, $I_D = 6 \text{ A}$
- Low Gate Charge
- 100% RG Tested
- This Device is Pb-Free and Halogen Free

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter		Ratings	Unit	
V_{DS}	Drain to Source Voltage		30	V	
V _{GS}	Gate to Source Voltage		±20	V	
I _D	Drain Current	- Continuous (Note 1a)	7	Α	
		- Pulsed	30		
E _{AS}	Single Pulse Avalache Energy (Note 2)		32	mJ	
P_{D}	Power Dissipation for Single Operation		1.6	W	
	Derate Above 25°C		13	mW/°C	
T_J , T_{STG}	Operating and Storage Temperature		-55 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rеja	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
Rejc	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	23 m Ω @ V _{GS} = 10 V	7.0 A
	30 m Ω @ V _{GS} = 4.5 V	6.0 A




SOIC8 CASE 751EB

MARKING DIAGRAM



FDS8984 = Specific Device Code
A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week

PIN ASSIGNMENT



N-Channel MOSFET

ORDERING INFORMATION

Device	Package	Shipping [†]
FDS8984	SOIC8 (Pb-Free)	2500 / Tape & Reel
FDS8984-F40	SOIC8 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	30	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	23	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V V _{DS} = 24 V, V _{GS} = 0 V, T _J = 125°C	- -	- -	1 250	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±100	nA
ON CHARA	CTERISTICS (Note 3)	•	-			_
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.2	1.7	2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	-4.3	_	mV/°C
R _{DS(on)}	Drain to Source On–Resistance	$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}, T_J = 125^{\circ}\text{C}$	- - -	19 24 26	23 30 32	mΩ
DYNAMIC (CHARACTERISTICS		-			_
C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V,	-	475	635	pF
C _{oss}	Output Capacitance	f = 1.0 MHz	-	100	135	pF
C _{rss}	Reverse Transfer Capacitance	7	-	65	100	pF
R _G	Gate Resistance	f = 1.0 MHz	-	0.9	1.6	Ω
SWITCHING	CHARACTERISTICS (Note 3)	•	-			_
t _{d(on)}	Turn-On Delay Time	V _{DD} = 15 V, I _D = 7 A,	-	5	10	ns
t _r	Rise Time	$V_{GS} = 10 \text{ V}, R_{GS} = 33 \Omega$	_	9	18	ns
t _{d(off)}	Turn-Off Delay Time		-	42	68	ns
t _f	Fall Time		-	21	34	ns
Qg	Total Gate Charge	V _{DS} = 15 V, V _{GS} = 10 V, I _D = 7 A	-	9.2	13	nC
Qg	Total Gate Charge	V _{DS} = 15 V, V _{GS} = 5 V, I _D = 7 A	-	5.0	7	nC
Q _{gs}	Gate to Source Gate Charge	7	-	1.5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	7	-	2.0	-	nC
DRAIN-SOL	JRCE DIODE CHARACTERISTICS					
V_{SD}	 	I _{SD} = 7 A	-	0.9	1.25	V
		I _{SD} = 2.1 A	-	0.8	1.0	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 7 \text{ A}, d_i/_{dt} = 100 \text{ A}/\mu\text{s}$	-	-	33	ns
Q _{rr}	Diode Reverse Recovery Charge		_	_	20	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. R_{6.IA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a. 78°C/W when mounted on a 0.5 in^2 pad of 2 oz copper



b. 125°C/W when mounted on a 0.02 in² pad of 2 oz copper



c. 135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Starting T_J = 25°C, L = 1 mH, I_{AS} = 8 A, V_{DD} = 27 V, V_{GS} = 10 V. 3. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. On-Resistance vs. Drain Current and Gate Voltage




Figure 3. On-Resistance vs. Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

ID, DRAIN CURRENT (A)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Ambient Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)





Figure 13. Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 \Diamond