CY22381

## Three-PLL General Purpose Flash Programmable Clock Generator

## Features

■ Three integrated phase-locked loops
■ Ultra-wide divide counters (eight-bit $Q$, eleven-bit $P$, and seven-bit post divide)

- Improved linear crystal load capacitors
- Flash programmability

■ Field programmability
■ Low-jitter, high-accuracy outputs

- Power-management options (Shutdown, OE, Suspend)
- Configurable crystal drive strength

■ Frequency select option through external LVTTL Input
■ 3.3 V operation
■ 8-pin small outline integrated circuit (SOIC) package (CY22381)
■ 8-pin SOIC package with NiPdAu lead finish (CY223811)
■ CyClocks $\mathrm{RT}^{\text {TM }}$ support

## Functional Description

The CY22381 is the next-generation programmable Flash programmable clock for use in networking, telecommunication, datacom, and other general-purpose applications. The CY22381 offers up to three configurable outputs in a 8-pin SOIC, running off a 3.3 V power supply. The on-chip reference oscillator is designed to run off an $8-30-\mathrm{MHz}$ crystal, or a $1-166-\mathrm{MHz}$ external clock signal. The CY22381 has a three PLLs driving 3 programmable output clocks. The output clocks are derived from the PLL or the reference frequency (REF). Output post dividers are available for either. The CY223811 is the CY22381 with NiPdAu lead finish.
For a complete list of related documentation, click here.

## Logic Block Diagram



## Contents

Pinouts ..... 3
Pin Definitions ..... 3
Operation ..... 3
Configurable PLLs ..... 3
General-Purpose Input ..... 3
Crystal Input ..... 3
Crystal Drive Level and Power ..... 4
Output Configuration ..... 4
Power-Saving Features ..... 4
Improving Jitter ..... 4
CyClocks RT Software ..... 4
Maximum Ratings ..... 5
Operating Conditions ..... 5
Electrical Characteristics ..... 5
Recommended Crystal Specifications ..... 6
Test Circuit ..... 6
Switching Characteristics .....  7
Switching Waveforms .....  8
Ordering Information ..... 9
Possible Configurations ..... 9
Ordering Code Definitions ..... 10
Package Drawing and Dimensions ..... 11
Acronyms ..... 12
Document Conventions ..... 12
Units of Measure ..... 12
Document History Page ..... 13
Sales, Solutions, and Legal Information ..... 14
Worldwide Sales and Design Support ..... 14
Products ..... 14
PSoC® Solutions ..... 14
Cypress Developer Community ..... 14
Technical Support ..... 14

## Pinouts

Figure 1. 8-pin SOIC pinout


## Pin Definitions

| Name | Pin Number |  |
| :---: | :---: | :--- |
| CLKC | 1 | Configurable clock output C |
| GND | 2 | Ground |
| XTALIN | 3 | Reference crystal input or external reference clock input |
| XTALOUT | 4 | Reference crystal feedback (float if XTALIN is driven by external reference clock) |
| CLKB | 5 | Configurable clock output B |
| CLKA | 6 | Configurable clock output A |
| $V_{\text {DD }}$ | 7 | Power supply |
| FS/SUSPEND $/ 2$ <br> OE/SHUTDOWN | 8 | General Purpose Input. Can be Frequency Control, Suspend mode control, Output Enable, or <br> full-chip shutdown. |

## Operation

The CY22381 is an upgrade to the existing CY2081. The new device has a wider frequency range, greater flexibility, improved performance, and incorporates many features that reduce PLL sensitivity to external system issues.
The device has three PLLs that allow each output to operate at an independent frequencies. These three PLLs are completely programmable.
The CY223811 is the CY22381 with NiPdAu lead finish.

## Configurable PLLs

PLL1 generates a frequency that is equal to the reference divided by an eight-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL1 is sent to the crosspoint switch. The frequency of PLL1 can optionally be changed by using the external CMOS general purpose input. See the following section on "General-Purpose Input" for more detail.
PLL2 generates a frequency that is equal to the reference divided by an eight-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL2 is sent to the crosspoint switch.
PLL3 generates a frequency that is equal to the reference divided by an eight-bit divider (Q) and multiplied by an 11-bit divider in the PLL feedback loop (P). The output of PLL3 is sent to the cross-point switch.

## General-Purpose Input

The CY22381 features an output control pin (pin 8) that can be programmed to control one of four features.

When programmed as a frequency select (FS), the input can select between two arbitrarily programmed frequency settings. The frequency select can change the following; the frequency of PLL1, the output divider of CLKB, and the output divider of CLKA. Any divider change as a result of switching the FS input is guaranteed to be glitch free.
The general-purpose input can simultaneously control the Suspend feature, turning off a set of PLLs and outputs determined during programming.
When programmed as an output enable (OE) the input forces all outputs to be placed in a three-state condition when LOW.
When programmed as a Shutdown, the input forces a full chip shutdown mode when LOW.

## Crystal Input

The input crystal oscillator is an important feature of this device because of its flexibility and performance features.
The oscillator inverter has programmable drive strength. This allows for maximum compatibility with crystals from various manufacturers, processes, performances, and qualities.
The input load capacitors are placed on-die to reduce external component cost. These capacitors are true parallel-plate capacitors for ultra-linear performance. These were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. Non-linear (FET gate) crystal load capacitors must not be used for MPEG, communications, or other applications that are sensitive to absolute frequency requirements

The value of the load capacitors is determined by six bits in a programmable register. The load capacitance can be set with a
resolution of 0.375 pF for a total crystal load range of 6 pF to 30 pF .
For driven clock inputs the input load capacitors may be completely bypassed. This enables the clock chip to accept driven frequency inputs up to 166 MHz . If the application requires a driven input, then XTALOUT must be left floating.

## Crystal Drive Level and Power

Crystals are specified to accept a maximum drive level. Generally, larger crystals can accept more power. The drive level specification in the table below is a general upper bound for the power driven by the oscillator circuit in the CY22381.
For a given voltage swing, power dissipation in the crystal is proportional to ESR and proportional to the square of the crystal frequency. (Note that actual ESR is sometimes much less than the value specified by the crystal manufacturer.) Power is also almost proportional to the square of $\mathrm{C}_{\mathrm{L}}$.
Power can be reduced to less than the DL specification in the table below by selecting a reduced frequency crystal with low $\mathrm{C}_{\mathrm{L}}$ and low $R_{1}$ (ESR).

## Output Configuration

Under normal operation there are four internal frequency sources that may be routed through a programmable crosspoint switch to any of the three outputs through programmable seven-bit output dividers. The four sources are: reference, PLL1, PLL2, and PLL3. The following is a description of each output.
CLKA's output originates from the crosspoint switch and goes through a programmable seven-bit post divider. The seven-bit post divider derives its value from one of two programmable registers controlled by FS.
CLKB's output originates from the crosspoint switch and goes through a programmable seven-bit post divider. The seven-bit post divider derives its value from one of two programmable registers controlled by FS.
CLKC's output originates from the crosspoint switch and goes through a programmable seven-bit post divider. The seven-bit post divider derives its value from one programmable register.

The Clock outputs have been designed to drive a single point load with a total lumped load capacitance of 15 pF . While driving multiple loads is possible with the proper termination, it is generally not recommended.

## Power-Saving Features

When configured as OE, the general-purpose input three-states all outputs when pulled LOW. When configured as Shutdown, a LOW on this pin three-states all outputs and shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the $\mathrm{V}_{\mathrm{DD}}$ pins is less than $5 \mu \mathrm{~A}$ (typical). After leaving shutdown mode, the PLLs has to relock.
When configured as SUSPEND, the general-purpose input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output forces a three-state condition.

## Improving Jitter

Jitter optimization control is useful in mitigating problems related to similar clocks switching at the same moment and causing excess jitter. If one PLL is driving more than one output, the negative phase of the PLL can be selected for one of the outputs. This prevents the output edges from aligning, allowing superior jitter performance.

## CyClocks RT Software

CyClocks RT is our second-generation application that allows users to configure this device. The easy-to-use interface offers complete control of the many features of this family including input frequency, PLL and output frequencies, and different functional options. Data sheet frequency range limitations are checked and performance tuning is automatically applied. You can download a free copy of CyClocks RT on Cypress's web site at http://www.cypress.com.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Supply voltage ............................................. 0.5 V to +7.0 V
DC input voltage ............................ -0.5 V to $+\left(\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}\right)$
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$

Junction temperature

$125^{\circ} \mathrm{C}$

Data retention at $\mathrm{Tj}=125^{\circ} \mathrm{C}$...............................> 10 years
Maximum programming cycles ......................................... 100
Package power dissipation ...................................... 250 mW
Static discharge voltage
(per MIL-STD-883, Method 3015) .......................... $\geq 2000 \mathrm{~V}$
Latch up (per JEDEC 17) .................................. $\geq \pm 200 \mathrm{~mA}$

## Operating Conditions

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{T}_{\text {A }}$ | Commercial operating temperature, ambient | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | Industrial operating temperature, ambient | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| C LOAD_OUT | Max. load capacitance | - | - | 15 | pF |
| $\mathrm{f}_{\text {REF }}$ | External reference crystal | 8 | - | 30 | MHz |
|  | External reference clock ${ }^{[1]}$, Commercial | 1 | - | 166 | MHz |
|  | External reference clock ${ }^{[1]}$, Industrial | 1 | - | 150 | MHz |
| $\mathrm{t}_{\mathrm{PU}}$ | Power up time for all VDD's to reach minimum specified voltage (power ramps must be monotonic) | 0.05 | - | 500 | ms |

## Electrical Characteristics

| Parameter | Description | Conditions ${ }^{[2]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH | Output high current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 24 | - | mA |
| IOL | Output low current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 24 | - | mA |
| CXTAL_MIN | Crystal load capacitance ${ }^{\text {[3] }}$ | Capload at minimum setting | - | 6 | - | pF |
| CXTAL_MAX | Crystal load capacitance ${ }^{[3]}$ | Capload at maximum setting | - | 30 | - | pF |
| $\mathrm{C}_{\text {IN }}$ | Input pin capacitance ${ }^{\text {[3] }}$ | Except crystal pins | - | 7 | - | pF |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | CMOS levels, \% of $\mathrm{V}_{\text {DD }}$ | 70\% | - | - | $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage | CMOS levels, \% of $\mathrm{V}_{\mathrm{DD}}$ | - | - | 30\% | $\mathrm{V}_{\mathrm{DD}}$ |
| IIH | Input HIGH current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ | - | <1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW current | $\mathrm{V}_{\text {IN }}=+0.3 \mathrm{~V}$ | - | <1 | 10 | $\mu \mathrm{A}$ |
| IOz | Output leakage current | Three-state outputs | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | Total power supply current | 3.3 V Power supply; 3 outputs at 50 MHz | - | 35 | - | mA |
|  |  | 3.3 V Power supply; 3 outputs at 166 MHz | - | 70 | - | mA |
| $\mathrm{I}_{\text {DDS }}$ | Total power supply current in shutdown mode | Shutdown active | - | 5 | 20 | $\mu \mathrm{A}$ |

## Notes

1. External input reference clock must have a duty cycle between $40 \%$ and $60 \%$, measured at $\mathrm{V}_{\mathrm{DD}} / 2$.
2. Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions.
3. Guaranteed by design, not $100 \%$ tested.

## Recommended Crystal Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {NOM }}$ | Nominal crystal frequency | Parallel resonance, fundamental <br> mode | 8 | - | 30 | MHz |
| C LNOM $^{R_{1}}$ | Nominal load capacitance |  | 8 | - | 20 | pF |
| DL | Equivalent series resistance <br> (ESR) | Fundamental mode | - | - | 50 | $\Omega$ |

## Test Circuit

Figure 2. Test Circuit


## Switching Characteristics

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1/t ${ }_{1}$ | Output frequency ${ }^{[4,5]}$ | Clock output limit, commercial | - | - | 200 | MHz |
|  |  | Clock output limit, industrial | - | - | 166 | MHz |
| $\mathrm{t}_{2}$ | Output duty cycle ${ }^{[4,6]}$ | Duty cycle for outputs, defined as $\mathrm{t}_{2} \div \mathrm{t}_{1}$, Fout < 100 MHz , divider $>=2$, measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | 45\% | 50\% | 55\% |  |
|  |  | Duty cycle for outputs, defined as $\mathrm{t}_{2} \div \mathrm{t}_{1}$, Fout $>100 \mathrm{MHz}$ or divider $=1$, measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | 40\% | 50\% | 60\% |  |
| $t_{3}$ | Rising edge slew rate ${ }^{[4]}$ | Output clock rise time, 20\% to 80\% of $V_{D D}$ | 0.75 | 1.4 | - | V/ns |
| $\mathrm{t}_{4}$ | Falling edge slew rate ${ }^{[4]}$ | Output clock fall time, 20\% to 80\% of $V_{D D}$ | 0.75 | 1.4 | - | V/ns |
| $t_{5}$ | Output three-state timing ${ }^{[4]}$ | Time for output to enter or leave three-state mode after SHUTDOWN/OE switches | - | 150 | 300 | ns |
| $\mathrm{t}_{6}$ | Clock jitter ${ }^{[4, ~ 7]}$ | Peak-to-peak period jitter, CLK outputs measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | 200 | - | ps |
| $\mathrm{t}_{7}$ | Lock time ${ }^{[4]}$ | PLL Lock Time from Power up | - | 1.0 | 3 | ms |

## Notes

4. Guaranteed by design, not $100 \%$ tested.
5. Guaranteed to meet $20 \%-80 \%$ output thresholds and duty cycle specifications.
6. Reference Output duty cycle depends on XTALIN duty cycle.
7. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.

## Switching Waveforms

Figure 3. All Outputs, Duty Cycle and Rise and Fall Time


Figure 4. Output Three-State Timing


Figure 5. CLK Output Jitter


Figure 6. Frequency Change


## Ordering Information

| Ordering Code | Package Type | Operating Range <br> Voltage |  |  |
| :--- | :--- | :--- | :---: | :---: |
| Pb-free | 8-pin SOIC with NiPdAu lead frame | Industrial $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | 3.3 V |  |
| CY223811FXI | 8 -pin SOIC | Commercial $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | 3.3 V |  |
| CY22381FXC ${ }^{[10]}$ | 8 -pin SOIC - Tape and Reel | Commercial $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ | 3.3 V |  |
| CY22381FXCT | 8 -pin SOIC | Industrial $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | 3.3 V |  |
| CY22381FXI | 8-pin SOIC - Tape and Reel | Industrial $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | 3.3 V |  |
| CY22381FXIT |  |  |  |  |
| Programmer | Programmer |  |  |  |
| CY3672-USB | CY22381F Adapter for CY3672-USB |  |  |  |
| CY3699 |  |  |  |  |

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.

## Possible Configurations

| Ordering Code | Package Type | Operating Range | Operating Voltage |
| :---: | :---: | :---: | :---: |
| CY22381SI-xxxT ${ }^{[8,9]}$ | 8-pin SOIC - Tape and Reel | Industrial ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| Pb-free |  |  |  |
| CY22381SXC-xxx ${ }^{[8]}$ | 8-pin SOIC | Commercial ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22381SXC-xxxT $T^{[8]}$ | 8-pin SOIC - Tape and Reel | Commercial ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22381SXI-xxx ${ }^{[8]}$ | 8-pin SOIC | Industrial ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}\right)$ | 3.3 V |
| CY22381SXI-xxxT ${ }^{[8]}$ | 8-pin SOIC - Tape and Reel | Industrial ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}\right)$ | 3.3 V |

[^0]
## Ordering Code Definitions



## Package Drawing and Dimensions

Figure 7. 8-pin SOIC ( 150 Mils ) Package Outline, 51-85066


## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| $\mu \mathrm{F}$ | microfarad |
| mA | milliampere |
| ms | millisecond |
| mW | milliwatt |
| ns | nanosecond |
| pF | picofarad |
| ps | picosecond |
| V | volt |
|  |  |

## Document History Page

| Document Title: CY22381/CY223811, Three-PLL General Purpose Flash Programmable Clock Generator <br> Document Number: 38-07012 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| ${ }^{* *}$ | 106737 | TLG | $07 / 03 / 01$ | New data sheet. |
| ${ }^{\text {*A }}$ | 108514 | JWK | $08 / 23 / 01$ | Updated based on characterization results. Removed "Preliminary" heading <br> Removed soldering temperature rating. Split crystal load into two typical specs <br> representing digital settings range. Changed t max to 300 ns <br> Changed t typical to 200 ps. Changed t7 typical to 1.0 ms |
| ${ }^{\text {*B }}$ | 110053 | CKN | $12 / 10 / 01$ | Changed status from Preliminary to Final. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

| Products |  |
| :--- | ---: |
| ARM $^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks \& Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

[^1]
[^0]:    Notes
    8. The CY22381SI-xxx, CY22381SXC-xxx and CY22381SXI-xxx are factory programmed configurations. Factory programming is available for high-volume design opportunities of $100 \mathrm{Ku} /$ year or more in production. For more details, contact your local Cypress FAE or Cypress Sales Representative.
    9. Not recommended for new designs.
    10. The CY22381FSZC and CY22381FXC are identical. For new designs, use CY22381FXC.

[^1]:     including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
    
    
    
    
    
     of the Software is prohibited.
    
    
     product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
    
    
    
    
    
     liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

