

High-Performance PLL Die for Oscillators

Features

- Low-noise PLL Die for integrated crystal applications
- Differential clock output: Four frequencies selectable, reconfigurable by I²C
- Output frequency support from 15 MHz to 2.1 GHz
- Fractional N PLL with fully integrated VCO
- Works on third overtone (OT3) of a fixed-frequency crystal, low-frequency fundamental (LFF), high-frequency fundamental (HFF) mode crystal, and low-frequency input
- LVPECL, CML, HCSL, LVDS, and LVCMOS output standards available
- Compatible with 3.3 V, 2.5 V, and 1.8 V supply
- 150 fs typical integrated jitter performance (12 kHz to 20 MHz frequency offsets) for output greater than 150 MHz
- VCXO functionality provided with tunable Total Pull Range (TPR) from ±50 ppm to ±275 ppm
- Die size facilitates integration with several integrated crystal package options


Functional Description

The CY51X7 is a Programmable PLL-based crystal oscillator solution with flexible output frequency options. It is field and factory programmable for any output frequency between 15 MHz and 2.1 GHz. Four frequencies are independently programmable on the differential output with the frequency select (FS) bits. Additionally, other frequency options can be configured with the I²C interface. Using advanced design technology, it provides excellent jitter performance across the entire output frequency range working reliably at supply voltages from 1.8 V to 3.3 V for junction temperatures from -40 °C to 125 °C. This makes it ideally suited for communications applications (for example, OTN, SONET/SDH, xDSL, GbE, Networking, Wireless Infrastructure), test and instrumentation applications, and high-speed data converters. Additionally, the VCXO function enables the use of CY51X7 in applications requiring a clock source with voltage control and in discrete clocking solutions for synchronous timing applications.

CY51X7

The CY51X7 die configuration can be created using ClockWizard 2.1. For programming support, contact Cypress Technical Support or send an email to clocks@cypress.com.

For a complete list of related documentation, click here.



Logic Block Diagram

Cypress Semiconductor Corporation Document Number: 001-90233 Rev. *K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised June 1, 2017




Contents

Die Pad Description	3
Die Pad Summary	
Functional Overview	
Programmable Features	4
Architecture Overview	4
Internal State Diagram	4
Small/Large Changes	5
Programming Support	5
Frequency Configurations	
Programmable OE Polarity	5
Programmable VCXO	5
Power Supply Sequencing	5
I2C Interface	5
Memory Map	6
Absolute Maximum Ratings	7
Recommended Operating Conditions	7
DC Electrical Specifications	
DC Specifications for LVDS Output	8
DC Specifications for LVPECL Output	8
DC Specifications for CML Output	8
DC Specifications for HCSL Output	
DC Specifications for LVCMOS Output	9
VCXO Specific Parameters	9
AC Electrical Specifications for LVPECL,	
LVDS, CML Outputs	10

AC Electrical Specifications for HCSL Output	.11
AC Electrical Specifications for LVCMOS Output	.11
HFF Crystal Specifications	.12
OT3 Crystal Specifications	
LFF Crystal Specifications	.12
LF Low Frequency Reference	
Timing Parameters	
Input Clock Measurement Point	.13
Phase Jitter Characteristics	
I2C Bus Timing Specifications	.14
Voltage and Timing Definitions	
Phase Noise Plots	. 17
Ordering Information	. 20
Ordering Code Definitions	. 20
Packaging Information	. 21
Acronyms	. 22
Document Conventions	. 22
Units of Measure	. 22
Document History Page	. 23
Sales, Solutions, and Legal Information	. 25
Worldwide Sales and Design Support	. 25
Products	. 25
PSoC® Solutions	. 25
Cypress Developer Community	. 25
Technical Support	. 25



Die Pad Description



Note:

Die Size: X = 919.5955 μm Y = 1399.4 μm Scribe: Vertical = 79.8955 μm Horizontal = 80 μm

Die Pad Summary

Pad coordinates are referenced from the seal ring edge (X = 0, Y = 0)

Name	Die Pad	X Coordinate (µm)	Y Coordinate (µm)	Description
VC	1	86.8275	1234.157	VIN for VCXO
SDA	2	86.8275	1133.357	Serial data input/output for I ² C
FS1	3	86.8275	1032.557	Frequency Select input 1 (100 k Ω pull-down)
OE	4	86.8275	931.7565	Output Enable input (configurable 200 k Ω pull-up/ pull-down
FS0_BOT	5	162.063	87.2235	Frequency Select 0 (Alternative) (100 kΩ pull-down)
FS1_BOT	6	262.8765	87.2235	Frequency Select 1 (Alternative) (100 kΩ pull-down)
SDA_BOT	7	363.663	87.2235	Serial data input/output (Alternative)
SCL_BOT	8	464.463	87.2235	Serial clock input for I ² C (Alternative)
V _{DDO}	9	714.627	73.0755	Power supply for output driver
CLK_N	10	714.627	173.8755	Complementary output
CLK_P	11	714.627	305.2755	True output
CLK_SE	12	714.627	393.4755	(Optional) LVCMOS clock output
GNDO	13	714.627	494.2755	Supply Ground for output driver
FS0	14	704.0025	1232.123	Frequency Select input 0 (100 k Ω pull-down)
SCL	15	603.2025	1232.123	Serial clock input for I ² C
V _{DDA}	16	502.4025	1232.123	Power supply for core
GND	17	401.6025	1232.123	Power supply ground
XIN	18	300.8025	1232.123	Crystal reference input
XOUT	19	200.0025	1232.123	Crystal reference output
Note: CLK_	SE and (CLI	K_P, CLK_N) will not	be available at the s	same time. VDDA should equal VDDO.



Functional Overview

Programmable Features

Table 1. Programmable Features

Feature	Description
Frequency Tuning	Frequency for the PLL
Trequency running	Oscillator tuning (load capacitance values)
Function	OE polarity
Power Supply	V _{DD} (1.8, 2.5 or 3.3 V)
VCXO	Enable/Disable VCXO
	Kv polarity
VCAO	Total pull range
	Modulation bandwidth
Output	LVPECL, LVDS, HCSL, CML, LVCMOS
Function	I ² C address
FUNCTION	4 / 2 / 1 - default frequency
Reference	Crystal (HFF, OT3, LFF) or clock input

Architecture Overview

The CY51X7 is a high-performance programmable PLL die for crystal oscillators supporting multiple functions, multiple output standards, and four user selectable output frequencies. The device has internal one-time programmable (OTP) nonvolatile memory (NVM) that can be partitioned into Common Device Configurations and Frequency Information (see Figure 2). The Common Device Configurations do not change with output frequency and consist of chip power supply, OE polarity, I²C device address, input reference, output standards, and VCXO. The OTP memory is based on eFuse and the CY51X7 also contains volatile memory (shown as "NVMCopy" in Figure 1) that stores an exact copy of the NVM at the release of reset on Power ON. The chip settings depend on the contents of the volatile memory and the output frequency depends on the configurations, as explained in Figure 1. The volatile memory can be accessed through the I²C bus and modified.

Figure 1. Conceptual Memory Structure





Figure 2 shows the conceptual internal memory structure that consists of Common Device Configurations and Frequency Information.

Figure 2. Memory Structure for Configurations



Description of Settings for the Memory Structure

- Profile[FS0-3]: Frequency information
- VCXO function: VCXO enable/disable, TPR, modulation bandwidth and Kv (Slope for VC vs. Frequency) information
- V_{DD}: 1.8 / 2.5 / 3.3 V range information
- I²C: enable/disable, I²C address information
- Output Standards: LVPECL, LVDS, CML, HCSL, LVCMOS
- LOCK pattern: 2-bit pattern to indicate eFuse lock
- Input reference: Crystal (OT3, HFF, LFF) or clock

Internal State Diagram

The CY51X7 contains a state machine, which controls the device behavior. The state machine loads the "eFuse" contents to "NVMCopy" after the reset as indicated in Figure 3 on page 5. The eFuse memory contains a 2-bit pattern "XT-PATTERN" associated with Crystal Blank Tuning.

The state machine enters one of the following states: "Crystal Blank Tuning state", "Command Wait state", or "Active state" according to the XT-PATTERN and/or LOCK. There are two options for the unprogrammed device: one is the XT-PATTERN = "00" or "11" (referred to as non-XT-PAT device hereafter) and the other is XT-PATTERN = "01" or "10" (referred to as XT-PAT device hereafter).

In case of a XT-PAT device, the state machine goes to "Crystal Blank Tuning state" automatically. You may tune the Crystal Blank without shifting any data to the device.

In the case of a non-XT-PAT device, the State Machine goes to "Command Wait state" if the LOCK = "00". In this state, you may access all the registers and read/write the "NVMCopy" contents. The following commands can be used in the "Command Wait state":

Program eFuse

□ Selectively Program eFuse

- Copy eFuse to NVMCopy
- Copy NVMCopy to NVMRegister
- Loop Lock
- Exit Command (applicable in the "Crystal Blank tuning state")


You may test the device functionality by issuing the "Loop Lock" command to enter "Active state" without programming the LOCK.



When the LOCK is programmed as "10" or "01", the device goes to the "Active state" and the output clock will be available after completion of the power-on cycle.

In the "Active state", you may change the output frequency by applying "Small Change" or "Large Change" commands.

Figure 3. State Diagrams



Small/Large Changes

Small change refers to the case where the frequency is changing within ± 500 ppm. The frequency information can be loaded through I²C and the output frequency will change without any glitch from its original frequency to the new frequency.

Note The small change functionality is not supported in the Integer mode PLL. For more information, see AC Electrical Specifications for LVPECL, LVDS, CML Outputs.

Large change refers to the case where the frequency is changing more than ± 500 ppm and is done through an I²C or FS state change. The device will recalibrate and reconfigure the PLL and the output will be unstable until this process is completed.

Programming Support

The CY51X7 is a software-configurable solution in which Cypress provides a programming specification that defines all necessary configuration bits. The customer uses this information to develop programming software for use with their programmer hardware.

Frequency Configurations

The FS[0-3] setting is done based on the logic levels on the FS0 and FS1 pins as indicated in the Table 2. The frequency configuration consists of the desired output frequency corresponding to each of the FS[0–3] setting. The Fractional-N PLL is loaded with values required to generate the frequency for each of these settings based on the input crystal frequency. The frequency configuration for FS[0–3] is provided in Table 4 on page 6.

Table 2. FS Setting

FS1	FS0	FS Setting
0	0	FS0
0	1	FS1
1	0	FS2
1	1	FS3

Programmable OE Polarity

The CY51X7 contains a bit for OE polarity setting (default is active-low). You can choose active-high or active-low polarity for the OE function. The output will be disabled when OE is deasserted.

Programmable VCXO

The device incorporates a proprietary technique for modulating frequency by modifying VCO frequency according to the VC control voltage. The pull profile is linear and accurate compared to pulling the OT3/HFF reference. Also, the VCXO characteristics are very stable and do not vary over temperature, supply voltage, or process variations.

Kv (slope for frequency versus VC), TPR VC bandwidth, and VCXO on/off are all programmable. Note that the VCXO functionality is not supported in the Integer mode PLL.

Power Supply Sequencing

For start-up, the CY51X7 does not require any specific sequencing and only needs a monotonic V_{DD} ramp specified in the datasheet. After the ramp up, V_{DD} has to be maintained within the limits specified for it in the Recommended Operating Conditions. Brownout detection and protection has to be implemented elsewhere in the system.

Other input signals, such as VC, FS0 or FS1, can power up earlier or later than $V_{DD}.$ There are no timing requirements for those input signals with reference to $V_{DD}.$ The device will operate normally when all of the input signals are settled in the configured state.

If a TCXO or external clock is fed into the XIN/XOUT inputs, a stable input has to be present before start of the V_{DD} ramp-up to the specified level. This is because the on-chip frequency calibration process starts at Power ON and requires a stable reference input to be available at the start of the process.

I²C Interface

The CY51X7 supports two-wire serial interface and I^2C in Fast Mode (400 kbps) and 7-bit addressing. The device address is programmable and is 55h by default. It supports single-byte access only. The first I^2C access to the device has to be made 5 ms (minimum) after VDD reaches its minimum specified voltage.



Memory Map

Table 3. Common Configurations

Memory Address	Description
50h-57h	Device configurations

Table 4. FSx: Frequency Configurations

Memory Address	Description
10h, 20h, 30h, 40h	DIVO
11h, 21h, 31h, 41h	DIVO, DIVN_INT
12h, 22h, 32h, 42h	ICP,DIVN_INT, PLL_MODE
13h, 23h, 33h, 43h	DIVN_FRAC_L
14h, 24h, 34h, 44h	DIVN_FRAC_M
15h, 25h, 35h, 45h	DIVN_FRAC_H
1xh = FS0, 2xh = FS1, 3xh = FS2, 4xh = FS3	-

Table 5. Miscellaneous Information

Memory Address	Description
00h (Read Only)	Device ID (= 51h)
D4h–D6h	User configurable information

Write all the contents created by the Configuration tool. Partial updates to the device is not allowed.

Access to locations other than those described here may cause fatal error in device operation.



Absolute Maximum Ratings

Exceeding maximum ratings^[1] may shorten the useful life of the device. User guidelines are not tested.

Supply voltage to ground potential0.5 V to + 3.8 V	,
Input voltage0.5 V to + 3.8 V	'
Storage temperature (non-condensing) –55 °C to +150 °C	;
Junction temperature40 °C to +125 °C	;

Programming temperature	0 °C to +125 °C
Programming Voltage	2.5V ±0.1 V
Supply Current for eFuse Programming	50 mA
Data retention at T _J = 125 °C	> 10 years
Maximum programming cycles	1
ESD HBM (JEDEC JS-001-2012)	2000 V
ESD MM (JEDEC JESD22-A115B)	
Latch-up current	± 140 mA

Recommended Operating Conditions

Parameter	Description		Max	Unit
	Supply voltage, 1.8-V operating range, 1.8 V ± 5%	1.71	1.89	V
V _{DD} , V _{DDO}	Supply voltage, 2.5-V operating range, 2.5 V ± 10%	2.25	2.75	V
,	Supply voltage, 3.3-V operating range, 3.3 V ± 10%	2.97	3.63	V
f _{RES}	Frequency resolution	-	2	ppb
T _{PLLHOLD}	PLL Hold Temperature Range		125	°C

DC Electrical Specifications

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
	Supply current ^[3] , LVPECL	V_{DD} = 3.3 V, 2.5 V, 50 Ω to V_{TT} (V_{DDO} – 2.0 V), with common mode current	-	93	106	
	Supply current ^[3] , LVPECL	V_{DD} = 3.3 V, 2.5 V, 50 Ω to V _{TT} (V _{DDO} – 2.0 V), without common mode current ^[4]	-	81	94	
	Supply current ^[3] , LVDS	V_{DD} = 3.3 V, 2.5 V, 1.8 V, 100 Ω between CLKP and CLKN	-	69	81	
I _{DD} ^[2]	Supply current ^[3] , HCSL	V_{DD} = 3.3 V, 2.5 V, 1.8 V, 33 Ω and 49.9 Ω to GND	-	80	93	mA
	Supply current ^[3] , CML	V_{DD} = 3.3 V, 2.5 V, 1.8 V, 50 Ω to V_{DDO}	-	73	86	
	Supply current ^[3] , CMOS	V _{DD} = 3.3 V, 2.5 V, 1.8 V, 0 pF load, 33.33 MHz	-	58	70	
	Supply current ^[3] , CMOS	V _{DD} = 3.3 V, 2.5 V, 1.8 V, 10 pF load, 33.33 MHz	-	66	78	
	Supply current, PLL only	V _{DD} = 3.3 V, 2.5 V, 1.8 V	-	59	70	
I _{IH}	Input high current	Logic input, Input = V _{DD}	-	30	50	μA
IIL	Input low current	Logic input, Input = GND	-	30	50	μA
V _{IH} ^[5]	Input high voltage	OE, FS, SCL, SDA logic level = 1	$0.7 \times V_{DD}$	-	_	V
V _{IL} ^[5]	Input low voltage	OE, FS, SCL, SDA logic level = 0	-	-	$0.3 \times V_{DD}$	V
V _{IN}	Input voltage level	All input, relative to GND	-0.5	-	3.8	V
R _P	Internal pull-up resistance	OE, configured active High	-	200	-	kΩ
D		OE, configured active Low	-	200	-	kΩ
R _D	Internal pull-down resistance	FS0, FS1 pins	-	100	-	kΩ

Notes

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or at any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability or cause permanent device damage.

I_{DD} is the total supply current and is measured with V_{DD} and V_{DDO} shorted together.
 Maximum current 3 mA lesser with HFF Crystal.
 In ClockWizard 2.1, setting the output standard to LVPECL2 configures the output to "LVPECL without common mode current". Refer to AN210253 for LVPECL terminations for different use case configurations.
 I²C operation applicable for V_{DD} of 1.8 V and 2.5 V only.



DC Specifications for LVDS Output

(V_{DDO} = 1.8 V, 2.5 V, or 3.3 V range)

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OCM} ^[6]	Output common-mode voltage	V _{DDO} = 2.5-V or 3.3-V range	1.125	1.200	1.375	V
	Change in V _{OCM} between complementary output states	_	_	-	50	mV
I _{OZ}	Output leakage current	Output off, V _{OUT} = 0.75 V to 1.75V	-20	_	20	μA

DC Specifications for LVPECL Output

(V_{DDO} = 2.5 V or 3.3 V range, with common mode current)

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OH}	Output high voltage	R-term = 50 Ω to V _{TT} (V _{DDO} – 2.0 V)	V _{DDO} - 1.165	-	$V_{DDO} - 0.800$	V
V _{OL}	Output low voltage	R-term = 50 Ω to V _{TT} (V _{DDO} – 2.0 V)	V _{DDO} – 2.0	-	V _{DDO} – 1.55	V

DC Specifications for CML Output

(V_{DDO} = 1.8 V, 2.5 V, or 3.3 V range)

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OH}	Output high voltage	R-term = 50 Ω to V _{DDO}	$V_{DDO} - 0.085$	V _{DDO} - 0.01	V _{DDO}	V
V _{OL}	Output low voltage	R-term = 50 Ω to V _{DDO}	V _{DDO} - 0.6	V _{DDO} - 0.4	V _{DDO} - 0.32	V

Note

6. Requires external AC coupling for V_{DDO} = 1.8-V range, as indicated in Figure 8. The common-mode voltage of 1.2V has to be generated and applied externally.





DC Specifications for HCSL Output

(V_{DDO} = 1.8 V, 2.5 V, or 3.3 V range)

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{MAX} ^[7]	Max output high voltage	Measurement taken from single-ended waveform	-	_	1150	mV
V _{MIN} ^[7]	Min output low voltage	Measurement taken from single-ended waveform	-300	_	_	mV
V _{OHDIFF}	Differential output high voltage	Measurement taken from differ- ential waveform	150	_	-	mV
V _{OLDIFF}	Differential output low voltage	Measurement taken from differ- ential waveform	-	_	-150	mV
V _{CROSS} ^[7]	Absolute crossing point voltage	Measurement taken from single-ended waveform	250	_	600	mV
V _{CROSSDELTA} ^[7]	Variation of V _{CROSS} over all rising clock edges	Measurement taken from single-ended waveform	-	_	140	mV

DC Specifications for LVCMOS Output

Parameter ^[7]	Description	Condition	Min	Тур	Max	Units
V _{OH}		100-μA load	$V_{DDO} - 0.2$	_	-	
		4-mA load, V_{DD} = 1.8 V and 2.5 V	$V_{DDO} - 0.4$	_	-	V
		4-mA load, V _{DD} = 3.3 V	$V_{DDO} - 0.3$	_	-]
V _{OL}	Output low voltage	100-μA load	-	-	0.2	V
		4-mA load	-	_	0.3	

V_{CXO} Specific Parameters

Parameter ^[7]	Description	Condition	Min	Тур	Max	Units
TPR	Total pull range	VC range 0.1 × V_{DD} to 0.9 × V_{DD}	± 50	-	± 275	ppm
K _{BSL}	Best-fit straight line (BSL) linearity	Deviation from BSL line	-5	-	5	%
K _{INC}	Incremental linearity	Kv slope deviation	-10	_	10	%
K _{BW}	Bandwidth of Kv modulation	Programmable	5	10	20	kHz
K _{RANGE}	voltage range on the control port permissible	-	0	-	V _{DD}	V
		V _{DD} configuration = 1.8 V	-	0.9	-	V
V _{CTYP}	Nominal center VC control voltage	V _{DD} configuration = 2.5 V	-	1.25	-	V
	, in the second s	V _{DD} configuration = 3.3 V	-	1.65	-	V
R _{VCIN} ^[8]	Input resistance for VC	-	5	-	-	MΩ
V _{RANGE}	Input voltage range	Range of input possible at control port	0.1 × V _{DD}	_	$0.9 \times V_{DD}$	V

Notes

7. Parameters are guaranteed by design and characterization. Not 100% tested in production.
8. R_{VCIN} is 100% tested.



AC Electrical Specifications for LVPECL, LVDS, CML Outputs

(V_{DD} = 3.3 V and 2.5 V for LVPECL, with common mode current, and V_{DD} = 3.3 V, 2.5 V, and 1.8 V for LVDS and CML outputs)

Parameter ^[9]	Description	Details/Conditions	Min	Тур	Max	Unit
f _{OUT}	Clock Output Frequency	LVPECL, CML, LVDS output standards	15	-	2100	MHz
	LVPECL Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for PECL outputs.	_	_	350	ps
t _{RF}	CML Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for CML outputs.	_	-	350	ps
	LVDS Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for LVDS outputs.	_	-	350	ps
t _{ODC}	Output Duty Cycle	Measured at differential 50% level, 156.25 MHz.	45	50	55	%
V _P	LVDS output differential peak	15 MHz to 700 MHz	247	-	454	mV
V _P	LVDS output differential peak	700 MHz to 2100 MHz	150	-	454	mV
ΔV_P	Change in VP between complementary output states	-	_	-	50	mV
V _P		f _{OUT} = 15 MHz to 325 MHz	450	-	-	mV
V _P	LVPECL output differential peak	f _{OUT} = 325 MHz to 700 MHz	350	-	-	mV
V _P		f _{OUT} = 700 MHz to 2100 MHz	250	-	-	mv
V _P	CML output differential peak	f _{OUT} = 15 MHz to 700 MHz	250	-	600	mV
V _P	CML output differential peak	f _{OUT} = 700 MHz to 2100 MHz	200	-	600	mV
t _{CCJ}	Cycle to Cycle Jitter	pk, measured at differential signal, 156.25 MHz, over 10k cycles, 100 MHz–130 MHz crystal	_	_	50	ps
t _{PJ}	Period Jitter	pk-pk, measured at differential signal, 156.25 MHz, over 10k cycles, 100 MHz–130 MHz crystal	-	-	50	ps
J _{RMS}	RMS Phase Jitter	f _{OUT} = 156.25 MHz, 12 kHz–20 MHz offset, non-VCXO mode	_	150	250	fs
Non-VCXO Mo	de					•
PN1k	Phase Noise, 1 kHz Offset	100-130 MHz crystal reference, f _{OUT} = 156.25 MHz	-	-	-113	dBc/ Hz
PN10k	Phase Noise, 10 kHz Offset	100-130 MHz crystal reference, f _{OUT} = 156.25 MHz	_	-	-127	dBc/ Hz
PN100k	Phase Noise, 100 kHz Offset	100-130 MHz crystal reference, f _{OUT} = 156.25 MHz	_	-	-135	dBc/ Hz
PN1M	Phase Noise, 1MHz Offset	100-130 MHz crystal reference, f _{OUT} = 156.25 MHz	_	_	-144	dBc/ Hz
PN10M	Phase Noise, 10 MHz Offset	100-130MHz crystal reference, f _{OUT} = 156.25 MHz	_	-	-152	dBc/ Hz
PN-SPUR	Spur	At frequency offsets equal to and greater than the update rate of the PLL	_	_	-65	dBc/ Hz

Note

9. Parameters are guaranteed by design and characterization. Not 100% tested in production.



AC Electrical Specifications for HCSL Output

Parameter ^[10]	Description	Test Conditions	Min	Тур	Max	Units
fout	Output frequency	HCSL	15	-	700	MHz
E _R	Rising edge rate	Measured taken from differential waveform, –150 mV to +150 mV	0.6	-	5.7 ^[11]	V/ns
E _F	Falling edge rate	Measured taken from differential waveform, –150 mV to +150 mV	0.6	-	5.7 ^[11]	V/ns
t _{STABLE}	Time before voltage ring back (VRB) is allowed	Measured taken from differential waveform, –150 mV to +150 mV	500	-	-	ps
R-F_MATCHING	Rise-Fall matching	Measured taken from single-ended waveform, rising edge rate to falling edge rate matching, 100 MHz	-100	_	100	ps
t _{DC}	Output duty cycle	Measured taken from differential waveform, f _{OUT} = 100 MHz	45	-	55	%
t _{CCJ}	Cycle to cycle Jitter	Measured taken from differential waveform, 100 MHz	-	-	50	ps
J _{RMSPCIE}	Random jitter, PCIE Specification 3.0	100 MHz–130 MHz crystal	_	_	1	ps (RMS)

AC Electrical Specifications for LVCMOS Output

(Load: 10 pF < 100 MHz, 7.5 pF < 150 MHz, 5 pF > 150 MHz)

Parameter ^[10]	Description	Test Conditions	Min	Тур	Max	Unit
f _{OUT}	Output frequency		15	-	250	MHz
t _{DC}	Output duty cycle	Measured at 1/2 V_{DDO} , loaded, f_{OUT} < 100 MHz	45	-	55	%
		Measured at 1/2 V_{DDO} , loaded, f_{OUT} > 100 MHz	40	-	60	%
	Rise/Fall time	V _{DDO} = 1.8 V, 20%–80%	-	-	2	ns
t _{RFCMOS}		V _{DDO} = 2.5 V, 20%–80%	-	-	1.5	ns
		V _{DDO} = 3.3 V, 20%–80%	-	-	1.2	ns
t _{CCJ}	Cycle to cycle Jitter	pk, Measured at 1/2V _{DDO} over 10k cycle, f _{OUT} = 156.25 MHz	-	-	50	ps
t _{PJ}	Period Jitter	pk, Measured at 1/2V _{DDO} over 10k cycle, f _{OUT} = 156.25 MHz	_	_	100	ps

Notes

Parameters are guaranteed by design and characterization. Not 100% tested in production.
 Edge rates are higher than 4 V/ns due to jitter performance requirements.



HFF Crystal Specifications

Parameter ^[12]	Description	Test Conditions	Min	Тур	Max	Unit
f _{XTAL}	Crystal frequency range	-	100	-	130	MHz
C0	Crystal shunt capacitance	-	-	-	2	pF
CL	Crystal load capacitance	_	-	5	-	pF
ESR	Crystal equivalent series resistance	ESR = Rm (1 + C0/CL) ^ 2 Rm = Crystal motional resistance	-	20	_	Ω
DL	Drive level	_	-	-	200	μW

OT3 Crystal Specifications

Parameter ^[12]	Description	Test Conditions	Min	Тур	Мах	Units
f _{XTAL}	Crystal frequency range	_	100	_	130	MHz
C0	Crystal shunt capacitance	_	-	-	2	pF
CL	Crystal load capacitance	_	-	5		pF
ESR	Crystal equivalent series resistance	ESR = Rm (1 + C0/CL) ^ 2 Rm = Crystal motional resistance	-	60	90	Ω
DL	Drive level	_	-	_	200	μW

LFF Crystal Specifications

Parameter ^[12]	Description	Test Conditions	Min	Тур	Max	Units
f _{XTAL}	Crystal frequency range	-	50	-	60	MHz
C0	Crystal shunt capacitance	-	-	-	2	pF
CL	Crystal load capacitance	-	-	-	8	pF
ESR		ESR = Rm (1 + C0/CL) ^ 2 Rm = Crystal motional resistance	_	_	90	W
DL	Drive level	-	_	_	200	μW

LF Low Frequency Reference

(TCXO reference input)

Parameter ^[12]	Description	Test Conditions	Min	Тур	Max	Units
f _{IN}	Input frequency	_	50	-	60	MHz
t _{DC}	Input duty cycle	Measured at 1/2 input swing	40	-	60	%
V _{PP}	pk-pk input swing	AC coupled input	0.8	-	1.2	V
V _{IL}	Input low voltage	DC coupled input	-	-	0.2	V
V _{IH}	Input high voltage	DC coupled input	0.8	-	1.2	V
t _R	Input rise time	20%–80% of input	-	-	1.5	ns
t _F	Input fall time	20%–80% of input	-	-	1.5	ns
PN _{10K}	Input phase noise	10-kHz offset	-	-	-151	dBc/H z
PN _{100K}	Input phase noise	100-kHz offset	_	-	-155	dBc/H z
PN _{1M}	Input phase noise	1-MHz offset	_	_	-156	dBc/H z

Note 12. Parameters are guaranteed by design and characterization. Not 100% tested in production.



Timing Parameters

Parameter ^[13]	Description	Min	Max	Unit
t _{PU}	Supply ramp time (0.5 V to V _{DD(min)}).	0.01	3000	ms
t _{WAKEUP} ^[14]	Time from minimum specified power supply to < \pm 0.1 ppm accurate output frequency clock, programmable (Clock stable within 2.2 ms (max) from V _{DDX} Level, refer to Input Clock Measurement Point)		10	ms
WAKEUP	Time from minimum specified power supply to < \pm 0.1 ppm accurate output frequency clock, programmable (Clock stable within 5.8 ms (max) from V _{DDX} Level, refer to Input Clock Measurement Point)	_	15	- 1115
t _{OEEN}	Time from OE edge to output enable	_	2.5	ms
t _{OEDIS}	Time for OE edge to output disable	_	10	μS
t _{FS}	Time form FS change to new frequency	_	2.5	ms
t _{FSAMLL}	Frequency change time for small trigger ($\leq \pm 500$ ppm)	_	400	μs
t _{FLARGE}	Frequency change time for large trigger (> ±500 ppm)	_	2.5	ms
t _{CLOCK}	Clock stable time delay from V_{DD} ramp (see Figure 5), normal configuration	-	2.2	me
	Clock stable time delay from V _{DD} ramp (see Figure 5), delay programmed		5.8	ms

Input Clock Measurement Point

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
		Supply voltage 1.8 V	1.4	-	-	
V _{DDX} ^[13, 14]	t _{CLOCK} Measurement Point	Supply voltage 2.5 V	1.8	-	-	V
		Supply voltage 3.3 V	2.3	-	_]

Notes

Parameters are guaranteed by design and characterization. Not 100% tested in production.
 Applies to TCXO/External Clock Input.



Phase Jitter Characteristics

(12 kHz to 20 MHz Integration Bandwidth)

Parameter ^[15]	Description	Condition	Min	Тур	Max	Unit s
Non VCXO fund	tionality					•
J _{RMS}	RMS jitter	f _{OUT} = 644.53 MHz	_	110	_	fs
J _{RMS}	RMS jitter	f _{OUT} = 622.08 MHz	_	120	_	fs
J _{RMS}	RMS jitter	f _{OUT} = 156.25 MHz	-	145	_	fs
J _{RMS}	RMS jitter	f _{OUT} = 2.105 GHz	_	145	_	fs
Modulation bar	ndwidth = 10 kHz, V_{DD} = 3.3 V, f _{OU}	_T = 622.08 MHz		•		•
J _{RMS}	RMS jitter	T _{PR} = 50 ppm, Kv = 37.9 ppm/V	_	151	_	fs
J _{RMS}	RMS jitter	T _{PR} = 155 ppm, Kv = 117.4 ppm/V	-	158	-	fs
J _{RMS}	RMS jitter	T _{PR} = 275 ppm, Kv = 208.3 ppm/V	_	170	-	fs
	ndwidth = 10 kHz, V_{DD} = 2.5 V, f _{OU}	_T = 622.08 MHz		•		•
J _{RMS}	RMS jitter	T _{PR} = 50 ppm, Kv = 50 ppm/V	_	152	_	fs
J _{RMS}	RMS jitter	T _{PR} = 155 ppm, Kv = 155 ppm/V	_	160	-	fs
J _{RMS}	RMS jitter	T _{PR} = 275 ppm, Kv = 275 ppm/V	_	175	-	fs
Modulation bar	ndwidth = 10 kHz, V_{DD} = 1.8 V, f _{OU}	_T = 622.08 MHz		•		-
J _{RMS}	RMS jitter	T _{PR} = 50 ppm, Kv = 69.4 ppm/V	_	153	_	fs
J _{RMS}	RMS jitter	T _{PR} = 155 ppm, Kv = 215.3 ppm/V	-	166	_	fs
J _{RMS}	RMS jitter	T _{PR} = 275 ppm, Kv = 381.9 ppm/V	_	190	_	fs

I²C Bus Timing Specifications

Parameter ^[15, 16]	Description	Min	Тур	Max	Units
f _{SCL}	SCL clock frequency	-	-	400	kHz
t _{HD:STA}	Hold time START condition	0.6	-	-	μS
t _{LOW}	Low period of SCL	1.3	-	-	μS
t _{HIGH}	High period of SCL	0.6	-	-	μS
t _{SU:STA}	Setup time for a repeated START condition	0.6	-	-	μS
t _{HD:DAT}	Data hold time	0	-	-	μS
t _{SU:DAT}	Data setup time	100	-	-	ns
t _R	Rise time	-	-	300	ns
t _F	Fall time	-	-	300	ns
t _{SU:STO}	Setup time for STOP condition	0.6	-	-	μS
t _{BUF}	Bus-free time between STOP and START conditions	1.3	_	_	μS

Notes 15. Parameters are guaranteed by design and characterization. Not 100% tested in production. 16. I²C operation applicable for V_{DD} of 1.8 V and 2.5 V only.



Voltage and Timing Definitions

Figure 4. Differential Output Definitions




Figure 5. Input Clock Stable Time





Figure 6. Output Enable/Disable/Frequency Select Timing






Figure 7. Power Ramp and PLL Lock Time







Figure 8. Output Termination Circuit











Figure 9. LVDS Termination for 1.8 V^[17]



Note

17. The termination circuit shown in this figure is specific to the LVDS output standard for V_{DD} =1.8-V operation. This needs AC coupling (100-nF series capacitor). The 50-ohm termination resistors along with the bias voltage (V_{OCM}) is required to be set at the destination circuit as shown in the figure.



Figure 10. HCSL: Single-ended Measurement Points for **Absolute Crossing Point**





Figure 12. HCSL: Differential Measurement Points for Rise and Fall Time








Figure 11. HCSL: Single-ended Measurement Points for **Delta Crossing Point**









Figure 14. I²C Bus Timing Specifications



CY51X7





Phase Noise Plots




Figure 15. Typical Phase Noise at 156.25 MHz (12 kHz-20 MHz)






Figure 16. Typical Phase Noise at 622.08 MHz (12 kHz-20 MHz)







Figure 17. Typical Phase Noise at 644.53 MHz (12 kHz-20 MHz)



Ordering Information

Ordering Code	Туре	Junction Temperature
CY5107-1X07I ^[18]	OT3 crystal input (frequency range of 114 MHz to 130 MHz) and differential output	–40 °C to +125 °C
CY5117-1X07I ^[19]	OT3 crystal input (frequency range of 114 MHz to 130 MHz) and single-ended output	–40 °C to +125 °C
CY5127-1X07I ^[18]	HFF crystal input (frequency range of 114 MHz to 130 MHz) and differential output	–40 °C to +125 °C
CY5137-1X07I ^[20]	Blank Die	–40 °C to +125 °C

Ordering Code Definitions




Notes

These dies are programmed to support the specified crystal input (either OT3 or HFF) and LVDS differential output type. The output standard can be changed to any other differential standard (LVPECL/CML/HCSL) or single-ended (LVCMOS) through software program.
 These dies are programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type. The crystal type and output standard cannot be changed through software programmed to support the OT3 single-ended (LVCMOS) output type.

program. 20. These dies are un-programmed and will not give any output until programmed. Contact the Cypress Technical team for programming support.



Packaging Information



Part H2		X1 ±.005	X2 ±.005	Y1 ±.005	Y2 ±.005	Z1 ±.005	Z2 ±.005	D ±.005	DRAFT	No. per Row	No. per Tray	CY Part No.
N629	9507	0.170	0.164	.087	.093	.040	.060	.022	5°	20 × 19	380	155000100019



Acronyms

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
BSL	best-fit straight line
CML	current mode logic
DC	direct current
ESD	electrostatic discharge
FS	frequency select
HCSL	high-speed current steering logic
I ² C	inter-integrated circuit
JEDEC	Joint Electron Device Engineering Council
LDO	low dropout (regulator)
LVCMOS	low voltage complementary metal oxide semiconductor
LVDS	low-voltage differential signals
LVPECL	low-voltage positive emitter-coupled logic
NV	non-volatile
OE	output enable
PLL	phase-locked loop
POR	power-on reset
PSoC®	Programmable System-on-Chip
QFN	quad flat no-lead
RMS	root mean square
SCL	serial I ² C clock
SDA	serial I ² C data
VRB	voltage ring back
VCXO	voltage controlled crystal oscillator
XTAL	crystal

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
fs	femtoseconds
GHz	gigahertz
kΩ	kilohms
kHz	kilohertz
MHz	megahertz
MΩ	megaohms
μA	microamperes
μm	micrometers
μs	microseconds
μW	microwatts
mA	milliamperes
mm	millimeters
mΩ	milliohms
ms	milliseconds
mV	millivolts
nH	nanohenry
ns	nanoseconds
Ω	ohms
ppm	parts per million
ppb	parts per billion
%	percent
pF	picofarads
ps	picoseconds
V	volts



Document History Page

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*E	5320399	07/18/2016	MGPL	Changed status from Preliminary to Final.
*F	5429121	09/07/2016	MGPL	Updated Document Title as "CY51X7, High-Performance PLL Die for Oscillators". Updated Absolute Maximum Ratings: Added "Supply Current for eFuse Programming". Replaced "> 2000 V" with "2000 V" in value corresponding to "ESD HBM". Replaced "> 2000 V" with "2000 V" in value corresponding to "ESD HBM". Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template.
*G	5518357	11/15/2016	MGPL / PSR	Updated Functional Overview: Updated Frequency Configurations: Added Table 2. Updated DC Electrical Specifications: Removed Note "Parameters are guaranteed by design and characterization. Not 100% tested in production." and its reference. Updated details in "Test Conditions" column corresponding to I _{DD} parameter Updated DC Specifications for HCSL Output: Referred Note 7 in V _{MAX} . V _{MIN} . V _{CROSS} and V _{CROSSDELTA} parameters. Updated VCXO Specific Parameters: Added Note 8 and referred the same note in "R _{VCIN} " parameter. Updated AC Electrical Specifications for LVCMOS Output: Referred Note 10 in "Parameter" column. Updated HFF Crystal Specifications: Added Note 12 and referred the same note in "Parameter" column. Updated LFF Crystal Specifications: Referred Note 12 in "Parameter" column. Updated Phase Jitter Characteristics: Added Note 15 and referred the same note in "Parameter" column. Updated IC Bus Timing Specifications: Referred Note 12 in "Parameter" column. Updated Voltage and Timing Definitions: Referred Note 12 in "Parameter" column. Updated Voltage and Timing Definitions: Added Note 17 and referred the same note in "Parameter" column. Updated Voltage and Timing Definitions: Added Note 17 and referred the same note in Figure 9. Updated Ordering Information: Updated Note 18. Added Note 19 and referred the same note in "CY5117-1X07I". Added Packaging Information. Updated to new template.
*H	5537710	11/30/2016	TAVA	Updated Ordering Code Definitions under Ordering Information.
*	5613574	02/03/2017	PSR	Added links to ClockWizard 2.1 and technical support, and added reference t related documentation in Functional Description. Updated LVPECL specs in DC Electrical Specifications. Added note clarifying voltage range in AC Electrical Specifications for LVPECI LVDS, CML Outputs. Updated Ordering Information.



Document History Page (continued)

Document Title: CY51X7, High-Performance PLL Die for Oscillators Document Number: 001-90233								
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change				
*J	5682054	04/03/2017	PSR	Updated the template. Replaced the Waffle tray diagram with the Cypress drawing 51-52100. Added Clock Tree Services to Sales, Solutions, and Legal Information.				
*K	5755392	06/01/2017	PSR	Updated Cypress logo and Sales information. Updated VCXO Specific Parameters. Updated Figure 18 (spec 51-52100 *F to *G) in Packaging Information.				



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other sont, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, hen Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.