128Mb I-die SDRAM Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

^{*} Samsung Electronics reserves the right to change products or specification without notice.



Synchronous DRAM

Revision History

Revision	Month	Year	History			
1.0	October	2005	- Final spec release.			
1.1	May	2006	- Added 5ns speed bin for x16			

8M x 4Bit x 4 Banks / 4M x 8Bit x 4 Banks / 2M x 16Bit x 4 Banks SDRAM

FEATURES

- · JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- · All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation
- DQM (x4,x8) & L(U)DQM (x16) for masking
- · Auto & self refresh
- · 64ms refresh period (4K Cycle)
- · RoHS compliant for Pb-free Package

GENERAL DESCRIPTION

The K4S280432I / K4S280832I / K4S281632I is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 4 bits / 4 x 4,194,304 words by 8 bits / 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


Ordering Information

Part No.	Orgainization	Max Freq.	Interface	Package
K4S280432I-T(U)C/L75	32Mb x 4	133MHz (CL=3)		
K4S280832I-T(U)C/L75	16Mb x 8	133MHz (CL=3)		
K4S281632I-T(U)C/L50	8Mb x 16	200MHz (CL=3)	LVTTL	54pin TSOP(II)
K4S281632I-T(U)C/L60	8Mb x 16	166MHz (CL=3)		
K4S281632I-T(U)C/L75	8Mb x 16	133MHz (CL=3)		

Organization	Row Address	Column Address
32Mx4	A0~A11	A0-A9, A11
16Mx8	A0~A11	A0-A9
8Mx16	A0~A11	A0-A8


Row & Column address configuration

Package Physical Dimension



54Pin TSOP(II) Package Dimension

FUNCTIONAL BLOCK DIAGRAM



^{*} Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)

x16	x8	x4	Г		1	x4	x8	x16		
Vdd	Vdd	VDD	d 1 $^{\circ}$	54	Ь	Vss	Vss	Vss		
DQ0	DQ0	N.C	2		Ь	N.C	DQ7	DQ15		
VDDQ	VDDQ	VDDQ	4 3			Vssq	Vssq	Vssq		
DQ1	N.C	N.C	4			N.C	N.C	DQ14		
DQ2	DQ1	DQ0	5	50			DQ6	DQ13		
Vssq	Vssq	Vssq	6	49	þ	VDDQ	Vddq	VDDQ		
DQ3	N.C		d 7	48	þ	N.C	N.C	DQ12		
DQ4	DQ2	N.C	□ 8	47	þ	N.C	DQ5	DQ11		
Vddq	Vddq	Vddq	9	46	Þ	Vssq	Vssq	Vssq		
DQ5	N.C		1 0	45	Þ	N.C	N.C	DQ10		
DQ6	DQ3		1 1	44			DQ4	DQ9		
Vssq	Vssq		1 2	43	þ	VDDQ	Vddq	VDDQ		
DQ7	N.C		1 3			N.C	N.C	DQ8		
Vdd	Vdd		4			Vss	Vss	Vss		
LD <u>QM</u>	<u>N.C</u>		1 5			N.C/RFU	N.C/RFU	N.C/RFU		
<u>WE</u>	WE		1 6	39		DQM	DQM	UDQM		
<u>CAS</u>	<u>CAS</u>		1 7	38			CLK	CLK		
R <u>AS</u>	R <u>AS</u>		1 8			CKE	CKE	CKE		
CS	CS	CS	1 9			N.C	N.C	N.C		
BA0	BA0		2 0			A11	A11	A11		
BA1	BA1		2 1			A9	A9	A9		
A10/AP	A10/AP		2 2			A8	A8	A8		
A0	A0		2 3			A7	A7	A7		
A1	A1		2 4			A6	A6	A6	_	4D: TOOD
A2	A2		2 5			A5	A5	A5		4Pin TSOP
A3	A3		2 6			A4	A4	A4	(400)mil x 875mil)
VDD	VDD	Vdd	2 7	28	P	Vss	Vss	Vss	(0.8	mm Pin pitch)
	^ D I D T I	~			•					

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA11, Column address: (x4: CA0 ~ CA9,CA11), (x8: CA0 ~ CA9), (x16: CA0 ~ CA8)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ N	Data input/output	Data inputs/outputs are multiplexed on the same pins. $(x4:DQ0 \sim 3), (x8:DQ0 \sim 7), (x16:DQ0 \sim 15)$
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $1.4V \pm 200 \text{ mV}$)

Pin	Symbol	Min	Max	Unit
Clock	Ссік	2.5	3.5	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	3.8	pF
Address	CADD	2.5	3.8	pF
(x4 : DQ0 ~ DQ3), (x8 : DQ0 ~ DQ7), (x16 : DQ0 ~ DQ15)	Соит	4.0	6.0	pF

DC CHARACTERISTICS (x4, x8)

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	on	Version 75	Unit	Note
Operating current (One bank active)	Icc1	Burst length = 1 tRc ≥ tRc(min) Io = 0 mA		90	mA	1
Precharge standby current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns		2	mA	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc =	2	IIIA		
Precharge standby current in	ICC2N	CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min) Input signals are changed one		20	mA	
non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(ma Input signals are stable	10	IIIA		
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns	5	mA		
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc =	5	IIIA		
Active standby current in non power-down mode	Icc3N	CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min) Input signals are changed one	30	mA		
(One bank active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(ma Input signals are stable	x), tcc = ∞	25	mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst		110	mA	1
Refresh current	ICC5	trc ≥ trc(min)		200	mA	2
Self refresh current	Icc6	CKE < 0.2V	С	2	mA	3
Sell reliesh culteril	1006	ONE > U.ZV	L	800	uA	4

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S2804(08)32I-T(U)C
- 4. K4S2804(08)32I-T(U)L
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)

DC CHARACTERISTICS (x16)

(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)


Parameter Symbo		Test Condition		Version	Unit	Note		
Parameter	Symbol	rest Condition	OII	50 60 75		Onit	Note	
Operating current (One bank active)	ICC1	Burst length = 1 tRc ≥ tRc(min) lo = 0 mA	140	130	100	mA	1	
Precharge standby current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns			2		mA	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc =	8		2		ША	
Precharge standby current in	Icc2N	CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min Input signals are changed one		20			mA	
non power-down mode	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(main) Input signals are stable	10			IIIA		
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns	5			mA		
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc =	5					
Active standby current in non power-down mode	Icc3N	$CKE \ge VIH(min), \overline{CS} \ge VIH(min)$ Input signals are changed one	30			mA		
(One bank active)	Icc3NS	$CKE \ge VIH(min), CLK \le VIL(min)$ Input signals are stable		25		mA		
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccb = 2CLKs		160	150	140	mA	1
Refresh current	ICC5	trc ≥ trc(min)		230	220	200	mA	2
Self refresh current	Icc6	CKE < 0.2V	C C		2			3
Con roncon current	1000	ONE = 0.2 V	L	800			uA	4

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S281632I-T(U)C
- 4. K4S281632I-T(U)L
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter				Version		11.7	New	
Parameter		Symbol	50	60 (x16	75	Unit	Note	
Row active to row active delay		trrd(min)	10	12	15	ns	1	
RAS to CAS delay		trcd(min)	15	18	20	ns	1	
Row precharge time		trp(min)	15	18	20	ns	1	
Pow active time		tras(min)	40	42	45	ns	1	
Row active time	Row active time		100			us		
Row cycle time		trc(min)	55	60	65	ns	1,6	
Last data in to row precharge		trdl(min)	2			CLK	2,5,6	
Last data in to Active delay		tdal(min)	2 CLK + tRP			-	5	
Last data in to new col. address de	lay	tcdl(min)	1			CLK	2	
Last data in to burst stop	tBDL(min)	1			CLK	2		
Col. address to col. address delay		tccd(min)	1			CLK	3	
Number of valid output data	CAS lat	ency=3		2		00	4	
Number of valid output data	CAS lat	ency=2	-		1	ea	4	

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
- 6. trc = trfc, trdl = twr.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Cumbal	50		60 (x16 only)		75		Unit	Note
		Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CLIC avalations	CAS latency=3	tcc	5	5 1000	6	1000	7.5	1000	ns	1
CLK cycle time	CAS latency=2	icc	-		-	1000	10	1000		
CLK to valid	CAS latency=3	tsac	-	4.5		5		5.4	20	1,2
output delay	CAS latency=2	ISAC	-	-		-		6	ns	
Output data CAS latency=3		tou	2	-	2.5		3		no	2
hold time	CAS latency=2	tон	-	-	-		3		ns	_
CLK high pulse wi	CLK high pulse width		2	-	2.5		2.5		ns	3
CLK low pulse wid	dth	tcL	2	-	2.5		2.5		ns	3
Input setup time	Input setup time		1.5	-	1.5		1.5		ns	3,4
Input hold time		tsн	1	-	1		0.8		ns	3,4
CLK to output in Low-Z		tslz	1	-	1		1		ns	2
CLK to output	CAS latency=3	to7	-	4.5		5		5.4	no	
in Hi-Z	CAS latency=2	tsHZ	-	-		-		6	ns	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
 - If tr & tf is longer than 1ns, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]ns should be added to the parameter.
- 4. tss applies for address setup time, clock enable setup time, commend setup time and data setup time tsh applies for address holde time, clock enable hold time, commend hold time and data hold time

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.

IBIS SPECIFICATION

ІОН Characteristics (Pull-up)

ion characteristics (Full-up)									
	200MHz	200MHz							
\/altaara	166MHz	166MHz							
Voltage	133MHz	133MHz							
	Min	Max							
(V)	I (mA)	I (mA)							
3.45		-2.4							
3.3		-27.3							
3.0	0.0	-74.1							
2.6	-21.1	-129.2							
2.4	-34.1	-153.3							
2.0	-58.7	-197.0							
1.8	-67.3	-226.2							
1.65	-73.0	-248.0							
1.5	-77.9	-269.7							
1.4	-80.8	-284.3							
1.0	-88.6	-344.5							
0.0	-93.0	-502.4							


200MHz/166MHz /133MHz Pull-up 0 0.5 1 1.5 2 2.5 3 3.5 -100 -200 -200 -400 -500 Voltage

IOL Characteristics (Pull-down)

	<u> </u>					
	200MHz	200MHz				
Voltage	166MHz	166MHz				
voitage	133MHz	133MHz				
	Min	Max				
(V)	I (mA)	I (mA)				
0.0	0.0	0.0				
0.4	27.5	70.2				
0.65	41.8	107.5				
0.85	51.6	133.8				
1.0	58.0	151.2				
1.4	70.7	187.7				
1.5	72.9	194.4				
1.65	75.4	202.5				
1.8	77.0	208.6				
1.95	77.6	212.0				
3.0	80.3	219.6				
3.45	81.4	222.6				


200MHz/166MHz /133MHz Pull-down


Iон Min (200MHz/166MHz/133MHz) Iон Max (200MHz/166MHz/133MHz)



VDD Clamp @ CLK, CKE, CS, DQM & DQ

VDD Clamp	g orit, one, oo, bain a
VDD (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31






Vss Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

Vss (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum Vss clamp current



SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A0 ~ A9, A11,	Note	
Register	Mode regist	er set	Н	Χ	L	L	L	L	Х	OP code		е	1,2	
	Auto refresh	Auto refresh		Н	L	L	L	Н	Х	X			3	
Refresh	Self	Entry	Н	L	_	_	_						3	
T CH COH	refresh	Exit	L	Н	L	Н	Н	Н	×	X			3	
		LXII	_		Н	Х	Х	Х			Λ		3	
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V Row address		address		
Read &	Auto precha	rge disable	Н	Х	L	Н		Н	Х	V	L	Column address	4	
column address	Auto precha	rge enable	П	^	_	П	L		^	V	Н		4,5	
Write &	Auto precha	rge disable	Н	х		Н	L	L	х	V	L	Column address	4	
column address	Auto precha	rge enable			L					V	Н		4,5	
Burst stop		Н	Х	L	Н	Н	L	Х		Х		6		
Drochargo	Bank selection		- H	Х	L	L	Н	L	Х	V	L	x		
Frecharge	All banks		11	_ ^	_ L	L	11	_	^	Х	Н	^		
Ola ale accara a a di a a		Entry	Н	L	Н	Х	Х	Х	Х					
Burst stop Precharge Bank selection All banks Clock suspend or active power down	Littiy	11	_	L	V	V	V	^		Χ				
acare perior dom	•	Exit	L	Н	Х	Х	Х	Х	Х					
		Entry H			Н	Χ	Х	Х	Х					
Precharge power	down mode	Littiy	11	L	L	Н	Н	Н	^	X				
Precharge power down mode		Exit	L	Н	Н	Χ	Х	Х	Х	^				
		EXIL	_		L	V	V	V	^					
DQM		Н			Х			V		Х		7		
No operation com	No operation command		ommand U	Н	Х	Н	Х	Х	Х	Х	Х			
TWO Operation com			''	_ ^	L	Н	Н	Н		^				

Notes: 1. OP Code: Operand code

Ao ~ A11 & BAo ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1: Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.

If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.

If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected. If A₁₀/AP is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)