18Mb Sync. Burst SRAM Specification

100TQFP with Pb / Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.



^{*} Samsung Electronics reserves the right to change products or specification without notice.

Document Title

512Kx36 & 1Mx18-Bit Synchronous Burst SRAM

Revision History

Rev.No.	History	Draft Date	<u>Remark</u>
0.0	1. Initial draft	Mar. 23. 2004	Advance
0.1	1. Update the DC current spec(Icc, IsB)	May. 21. 2004	Preliminary
0.2	1. Change the ISB,ISB1,ISB2 - ISB ; from 120mA to 170mA - ISB1; from 80mA to 150mA - ISB2; from 80mA to 130mA	Sep. 21. 2004	Preliminary
0.3	1. Remove the 1.8V Vdd voltage level	Oct. 18. 2004	Preliminary
0.4	1. Remove the -85 speed bin	Jan. 04. 2005	Preliminary
1.0	1. Finalize the datasheet	July 18. 2005	Final
2.0	1. Add the overshoot timing	Feb. 16. 2006	Final
3.0	Change ordering information	Apr. 16. 2006	Final



18Mb SB SRAM Ordering Information

Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
1Mx18	3.3/2.5	8.5	7.5	K7B161835B-P(Q) ¹ C(I) ² 75	\checkmark
512Kx36	3.3/2.5	8.5	7.5	K7B163635B-P(Q) ¹ C(I) ² 75	V

Note 1. P(Q) [Package type] : P-Pb Free, Q-Pb

2. C(I) [Operating Temperature] : C-Commercial, I-Industrial



512Kx36 & 1Mx18-Bit Synchronous Burst SRAM

FEATURES

- · Synchronous Operation.
- · On-Chip Address Counter.
- · Self-Timed Write Cycle.
- · On-Chip Address and Control Registers.
- VDD= 2.5 or 3.3V +/- 5% Power Supply.
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- · Power Down State via ZZ Signal.
- TBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention only for TQFP.
- · Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A (Lead and Lead free package)
- Operating in commeical and industrial temperature range.

FAST ACCESS TIMES

PARAMETER	Symbol	-75	Unit
Cycle Time	tcyc	8.5	ns
Clock Access Time	tcp	7.5	ns
Output Enable Access Time	toe	3.5	ns

GENERAL DESCRIPTION

The K7B163635B and K7B161835B are 18,874,368-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 512K(1M) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some <u>new functions</u> for high performance cache RAM applications; \overline{GW} , \overline{BW} , \overline{LBO} , ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of $\overline{WE}x$ and \overline{BW} when \overline{GW} is high. And with \overline{CS}_1 high, \overline{ADSP} is blocked to control signals.


Burst cycle can be initiated with either the address status processor(\overline{ADSP}) or address status cache controller(\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(\overline{ADV}) input.

 $\overline{\text{LBO}}$ pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7B163635B and K7B161835B are fabricated using SAM-SUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION(TOP VIEW) NC/DQPc □ DQPb/NC DQc₀ □ DQb7 DQc1 DQb6 3 78 VDDQ [□ Vddq 4 77 Vssq □ □ Vssq 5 76 □ DQb5 DQc2 75 DQc3 DQb4 74 DQc4 73 □ DQb3 DQc5 □ DQb2 72 □ Vssq Vssq [71 VDDQ [70 □ Vddq 100 Pin TQFP □ DQb1 DQc6 □ 69 12 DQc7 □ □ DQbo 68 N.C. □ ⊐ Vss 67 14 (20mm x 14mm) VDD _ □ N.C. 15 66 N.C. □ □ Vdd 65 16 Vss □ ZZ 17 64 K7B163635B(512Kx36) DQdo [□ DQa7 63 18 DQd1 □ □ DQa6 19 62 VDDQ □ Vddq 20 61 Vssq □ ⊐ Vssq 60 21 DQd2 □ □ DQa5 22 59 DQd3 □ 23 □ DQa4 58 DQd4 □ □ DQa3 24 57 DQd5 □ □ DQa2 25 56 Vssq □ □ Vssq 26 55 VDDQ _ 27 54 □ Vddq DQd6 □ □ DQa1 28 53 DQd7 □ DQao 29 52 NC/DQPd □ □ DQPa/NC $^{30}\,^{£}\,^{£}\,^{2}\,^{5}\,^{5}\,^{8}\,^{5}\,^{8}\,^{5}\,^{8}\,^{5}\,^{6}\,^{6}\,^{6}\,^{6}\,^{6}\,^{6}$ 육 육 65 51

PIN NAME


SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,42	VDD	Power Supply(+3.3V)	15,41,65,91
		43,44,45,46,47,48,49	Vss	Ground	17,40,67,90
		50,81,82,99,100			
ADV	Burst Address Advance	83	N.C.	No Connect	14,16,38,39,66
ADSP	Address Status Processor	84			
ADSC	Address Status Controller	85	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK CS ₁	Clock	89	DQb0~b7		68,69,72,73,74,75,78,79
	Chip Select	98	DQco~c7		2,3,6,7,8,9,12,13
CS ₂ CS ₂	Chip Select	97	DQdo~d7		18,19,22,23,24,25,28,29
	Chip Select	92	DQPa~Pd		51,80,1,30
$\overline{\text{WE}}$ x(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	or NC		
OE GW	Output Enable	86			
<u>GW</u>	Global Write Enable	88	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
BW	Byte Write Enable	87		(2.5V or 3.3V)	
ZZ LBO	Power Down Input	64	Vssq	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

A12 | A14 | A15 | A16 |

Notes: 1. Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



PIN CONFIGURATION(TOP VIEW)



PIN NAME

PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
Address Inputs	32,33,34,35,36,37,42	VDD	Power Supply(+3.3V)	15,41,65,91
	43,44,45,46,47,48,49	Vss	Ground	17,40,67,90
	50 80,81,82,99,100	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,
Burst Address Advance	83			30,38,39,51,52,53,56,57,
Address Status Processor	84			66,75,78,79,95,96
Address Status Controller	85			
Clock	89	DQa ₀ ~ a ₇	Data Inputs/Outputs	58,59,62,63,68,69,72,73
Chip Select	98	DQb0 ~ b7		8,9,12,13,18,19,22,23
Chip Select	97	DQPa, Pb		74,24
Chip Select	92			
Byte Write Inputs	93,94	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
Output Enable	86		(2.5V or 3.3V)	
Global Write Enable	88	Vssq	Output Ground	5,10,21,26,55,60,71,76
Byte Write Enable	87			
Power Down Input	64			
Burst Mode Control	31			
	Address Inputs Burst Address Advance Address Status Processor Address Status Controller Clock Chip Select Chip Select Chip Select Byte Write Inputs Output Enable Global Write Enable Byte Write Enable Power Down Input	Address Inputs 32,33,34,35,36,37,42 43,44,45,46,47,48,49 50 80,81,82,99,100 83 Address Status Processor Address Status Controller Clock Chip Select Chip Select Chip Select Syte Write Inputs Output Enable Global Write Enable Byte Write Enable Byte Write Inputs Power Down Input 32,33,34,35,36,37,42 43,44,45,46,47,48,49 50 80,81,82,99,100 84 85 C 80,81,82,99,100 87 89 84 85 89 89 89 89 89 80 80 80 81 88 88 88 88 88 88 88 88 88 88 88 88	Address Inputs 32,33,34,35,36,37,42 43,44,45,46,47,48,49 50 80,81,82,99,100 Burst Address Advance Address Status Processor Address Status Controller Clock 89 Chip Select 98 Chip Select 97 Chip Select 99 Chip Select 99 Byte Write Inputs 93,94 VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS N.C. DQa0 ~ a7 DQb0 ~ b7 DQPa, Pb Chip Select 92 Byte Write Inputs 93,94 VDDQ VDDQ VSSQ VSSQ VSSQ VSSQ	Address Inputs 32,33,34,35,36,37,42

Notes: 1. Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



FUNCTION DESCRIPTION

The K7B163635B and K7B161835B are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by \overline{ADSC} , \overline{ADSP} and \overline{ADV} and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with $\overline{\text{ADV}}$.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with \overline{ADSP} (or \overline{ADSC}) using the new external address clocked into the on-chip address register when both \overline{GW} and \overline{BW} are high or when \overline{BW} is low and \overline{WE} a, \overline{WE} b, \overline{WE} c, and \overline{WE} d are high. When \overline{ADSP} is sampled low, the chip selects are sampled active, and the output buffer is enabled with \overline{OE} . the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with \overline{ADSP} (or \overline{ADSC}) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation.

All byte write occurs by enabling \overline{GW} (independent of \overline{BW} and $\overline{WE}x$.), and individual byte write is performed only when \overline{GW} is high and \overline{BW} is low. In K7B163635B, a 512Kx36 organization, $\overline{WE}a$ controls DQa0 ~ DQa7 and DQPa, $\overline{WE}b$ controls DQb0 ~ DQb7 and DQPb, $\overline{WE}c$ controls DQc0 ~ DQc7 and DQPc and $\overline{WE}d$ controls DQd0 ~ DQd7 and DQPd.

CS₁ is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.

 $\overline{\text{ADV}}$ is ignored at the clock edge when $\overline{\text{ADSP}}$ is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{\text{ADV}}$ is sampled low.

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO PIN	O PIN HIGH -	Cas	se 1	Cas	se 2	Case 3			Case 4	
LBO FIN		A 1	A ₀							
First Address		0	0	0	1	1	0	1	1	
	ſ		1	0	0	1	1	1	0	
	\downarrow	1	0	1	1	0	0	0	1	
Fou	urth Address	1	1	1	0	0	1	0	0	

(Linear Burst)

I	LBO PIN	LOW	Cas	se 1	Cas	se 2	Cas	se 3	Case 4	
	LBO FIN		A 1	A ₀						
	Fii	rst Address	0	0	0	1	1	0	1	1
	\downarrow		0	1	1	0	1	1	0	0
			1	0	1	1	0	0	0	1
	Fou	urth Address	1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS ₁	CS ₂	CS ₂	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	Χ	Х	L	Х	Х		N/A	Not Selected
L	L	Χ	L	Χ	Χ	Х		N/A	Not Selected
L	X	Η	L	Χ	Χ	Х		N/A	Not Selected
L	L	Χ	Х	Ш	Χ	X	\leftarrow	N/A	Not Selected
L	Х	Η	Х	Ш	Χ	Х	\leftarrow	N/A	Not Selected
L	Н	L	L	Χ	Χ	Х	↑	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	↑	External Address	Begin Burst Write Cycle
L	Н	┙	Н	Ш	Χ	Н	\leftarrow	External Address	Begin Burst Read Cycle
Х	Х	Χ	Н	Η	┙	Н	\leftarrow	Next Address	Continue Burst Read Cycle
Н	Х	Χ	Х	Н	L	Н	↑	Next Address	Continue Burst Read Cycle
Х	Х	Х	Н	Н	L	L	↑	Next Address	Continue Burst Write Cycle
Н	Х	Х	Х	Н	L	L	↑	Next Address	Continue Burst Write Cycle
Х	Х	Х	Н	Н	Н	Н	↑	Current Address	Suspend Burst Read Cycle
Н	Х	Χ	Х	Н	Н	Н		Current Address	Suspend Burst Read Cycle
Х	Х	Χ	Н	Н	Н	L		Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	↑	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by \uparrow .
- WRITE = L means Write operation in WRITE TRUTH TABLE.
 WRITE = H means Read operation in WRITE TRUTH TABLE.
- 4. Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

WRITE TRUTH TABLE(x36)

GW	BW	WEa	WEb	WEc	WEd	OPERATION
Н	Н	Χ	Х	Х	Х	READ
Н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	Н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTEs
L	Х	X	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(1).

WRITE TRUTH TABLE(x18)

GW	BW	WEa	WEb	OPERATION
Н	Н	X	X	READ
Н	L	Н	Н	READ
Н	L	L	Н	WRITE BYTE a
Н	L	Н	L	WRITE BYTE b
Н	L	L	L	WRITE ALL BYTEs
L	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).



ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	OE	I/O STATUS
Sleep Mode	Η	Χ	High-Z
Read	L	L	DQ
Reau	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Χ	High-Z

Notes

- 1. X means "Don't Care".
- 2. ZZ pin is pulled down internally
- 3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- 5. Deselected means power down state of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	₹	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss		VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss		VDDQ	VDD	V
Voltage on Input Pin Relative to Vss		Vin	-0.3 to VDD+0.3	V
Voltage on I/O Pin Relative to Vss		Vio	-0.3 to VDDQ+0.3	V
Power Dissipation		PD	1.6	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Topr	0 to 70	°C
Operating Temperature	Topr	-40 to 85	°C	
Storage Temperature Range Under Bias	1	TBIAS	-10 to 85	°C

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
	V _{DD1}	2.375	2.5	2.625	V
Supply Valtage	VDDQ1	2.375	2.5	2.625	V
Supply Voltage	V _{DD2}	3.135	3.3	3.465	V
	VDDQ2	3.135	3.3	3.465	V
Ground	Vss	0	0	0	V

Notes: 1. The above parameters are also guaranteed at industrial temperature range.


CAPACITANCE*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	Cin	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	6	pF

^{*}Note: Sampled not 100% tested.


Overshoot Timing

SAMSUNG



ELECTRONICS

Undershoot Timing



Rev. 3.0 April 2006

^{2.} It should be VDDQ ≤ VDD

DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Conditions			Max	Unit	Notes
Input Leakage Current(except ZZ)	lı∟	VDD=Max ; VIN=Vss to VDD		-2	+2	μΑ	
Output Leakage Current	lol	Output Disabled, Vout=Vss to VDDQ			+2	μΑ	
Operating Current	Icc	Device Selected, louт=0mA, ZZ≤VIL, Cycle Time ≥ tcyc Min	´ l -75 l		250	mA	1,2
	ISB	Device deselected, IouT=0mA, ZZ≤VIL, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V	-75	1	170	mA	
Standby Current	ISB1	Device deselected, IouT=0mA, ZZ: All Inputs=fixed (VDD-0.2V or 0.2V	1	150	mA		
	ISB2	Device deselected, IOUT=0mA, ZZ \geq VDD-0.2V, f=Max, All Inputs \leq VIL or \geq VIH			130	mA	
Output Low Voltage(3.3V I/O)	Vol	IoL=8.0mA			0.4	V	
Output High Voltage(3.3V I/O)	Vон	Iон=-4.0mA			-	V	
Output Low Voltage(2.5V I/O)	Vol	IoL=1.0mA			0.4	V	
Output High Voltage(2.5V I/O)	Vон	Iон=-1.0mA			-	V	
Input Low Voltage(3.3V I/O)	VIL			-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	ViH			2.0	VDD+0.3**	V	3
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	ViH			1.7	VDD+0.3**	V	3

TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

^{*} The above parameters are also guaranteed at industrial temperature range.



Notes: 1. The above parameters are also guaranteed at industrial temperature range.

2. Reference AC Operating Conditions and Characteristics for input and timing.

^{3.} Data states are all zero.

^{4.} In Case of I/O Pins, the Max. VIH=VDDQ+0.3V




Fig. 1

AC TIMING CHARACTERISTICS

DADAMETED	SYMBOL	-	LINUT		
PARAMETER	STWBOL	MIN	MAX	UNIT	
Cycle Time	tcyc	8.5	-	ns	
Clock Access Time	tcp	-	7.5	ns	
Output Enable to Data Valid	toe	-	3.5	ns	
Clock High to Output Low-Z	tızc	2.5	-	ns	
Output Hold from Clock High	toн	2.5	-	ns	
Output Enable Low to Output Low-Z	tlzoe	0	-	ns	
Output Enable High to Output High-Z	thzoe	-	3.5	ns	
Clock High to Output High-Z	tHZC	-	4.0	ns	
Clock High Pulse Width	tсн	2.5	-	ns	
Clock Low Pulse Width	tcl	2.5	-	ns	
Address Setup to Clock High	tas	2.0	-	ns	
Address Status Setup to Clock High	tss	2.0	-	ns	
Data Setup to Clock High	tos	2.0	-	ns	
Write Setup to Clock High (GW, BW, WEx)	tws	2.0	-	ns	
Address Advance Setup to Clock High	tadvs	2.0	-	ns	
Chip Select Setup to Clock High	tcss	2.0	-	ns	
Address Hold from Clock High	tah	0.5	-	ns	
Address Status Hold from Clock High	tsн	0.5	-	ns	
Data Hold from Clock High	tрн	0.5	-	ns	
Write Hold from Clock High (GW, BW, WEx)	twн	0.5	-	ns	
Address Advance Hold from Clock High	tadvh	0.5	-	ns	
Chip Select Hold from Clock High	tсsн	0.5	-	ns	
ZZ High to Power Down	tpds	2	-	cycle	
ZZ Low to Power Up	tpus	2	-	cycle	


Notes: 1. The above parameters are also guaranteed at industrial temperature range.




^{2.} All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

3. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.


4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.






























APPLICATION INFORMATION

DEPTH EXPANSION

The Samsung 512Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 512K depth to 1M depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)






APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 1Mx18 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.

This permits easy secondary cache upgrades from 1M depth to 2M depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)





PACKAGE DIMENSIONS

