Document Title

256Kx36 & 256Kx32 & 512Kx18-Bit Synchronous Pipelined Burst SRAM

Revision History

| Rev. No. | <u>History</u> | <u>Draft Date</u> | <u>Remark</u> |
|----------|--|-------------------|---------------|
| 0.0 | Initial draft | May. 18 . 2001 | Preliminary |
| 0.1 | 1. Delete pass- through | June. 26. 2001 | Preliminary |
| 0.2 | 1. Add x32 org part and industrial temperature part | Aug. 11. 2001 | Preliminary |
| 0.3 | 1. change scan order(1) form 4T to 6T at 119BGA(x18) | Aug. 28. 2001 | Preliminary |
| 1.0 | Final spec release Change ISB2 form 50mA to 60mA | Nov. 16. 2001 | Final |

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



8Mb SB/SPB Synchronous SRAM Ordering Information

| 0 | David Marris and | | \/DD | Speed | DIVO | T |
|---------|-----------------------------|-----------|------|--|---------|------------------|
| Org. | Part Number | Mode | VDD | FT ; Access Time(ns) Pipelined ; Cycle Time(MHz) | PKG | Temp |
| | K7B801825B-Q(H)C(I)65/75/85 | SB | 3.3 | 6.5/7.5/8.5 ns | | |
| | K7A801800B-Q(H)C(I)16/14 | SPB(2E1D) | 3.3 | 167/138 MHz | | |
| 512Kx18 | K7A801809B-Q(H)C(I)25/22/20 | SPB(2E1D) | 3.3 | 250/225/200 MHz | | |
| | K7A801801B-QC(I)16/14 | SPB(2E2D) | 3.3 | 167/138 MHz | | |
| | K7A801808B-QC(I)25/22/20 | SPB(2E2D) | 3.3 | 250/225/200 MHz | | |
| | K7B803225B-QC(I)65/75/85 | SB | 3.3 | 6.5/7.5/8.5 ns | Q: | C: Commercial |
| | K7A803200B-QC(I)16/14 | SPB(2E1D) | 3.3 | 167/138 MHz | 100TQFP | Temperature |
| 256Kx32 | K7A803209B-QC(I)25/22/20 | SPB(2E1D) | 3.3 | 250/225/200 MHz | H: | Range |
| | K7A803201B-QC(I)16/14 | SPB(2E2D) | 3.3 | 167/138 MHz | 119BGA | l: Industrial |
| | K7A803208B-QC(I)25/22/20 | SPB(2E2D) | 3.3 | 250/225/200 MHz | | Temperature |
| | K7B803625B-Q(H)C(I)65/75/85 | SB | 3.3 | 6.5/7.5/8.5 ns | | Range |
| | K7A803600B-Q(H)C(I)16/14 | SPB(2E1D) | 3.3 | 167/138 MHz | | |
| 256Kx36 | K7A803609B-Q(H)C(I)25/22/20 | SPB(2E1D) | 3.3 | 250/225/200 MHz | | |
| | K7A803601B-QC(I)16/14 | SPB(2E2D) | 3.3 | 167/138 MHz | | |
| | K7A803608B-QC(I)25/22/20 | SPB(2E2D) | 3.3 | 250/225/200 MHz | | |



256Kx36 & 256Kx32 & 512Kx18-bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- 3.3V+0.165V/-0.165V Power Supply.
- I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention only for TQFP; 2cycle Enable, 1cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A / 119BGA(7x17 Ball Grid Array Package)
- Operating in commeical and industrial temperature range.

FAST ACCESS TIMES

| PARAMETER | Symbol | -16 | -14 | Unit |
|---------------------------|--------|-----|-----|------|
| Cycle Time | tCYC | 6.0 | 7.2 | ns |
| Clock Access Time | tCD | 3.5 | 3.8 | ns |
| Output Enable Access Time | tOE | 3.5 | 3.8 | ns |

GENERAL DESCRIPTION

The K7A803600B, K7A803200B and K7A801800B are 9,437,184-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 256K(512K) words of 36/32(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; \overline{GW} , \overline{BW} , \overline{LBO} , ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of \overline{WEx} and \overline{BW} when \overline{GW} is high. And with $\overline{CS1}$ high, \overline{ADSP} is blocked to control signals. Burst cycle can be initiated with either the address status processor(\overline{ADSP}) or address status cache controller(\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system¢s burst sequence and are controlled by the burst address advance(\overline{ADV}) input.


LBO pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7A803600B, K7A803200B and K7A801800B are fabricated using SAMSUNG¢s high performance CMOS technology and is available in a 100pin TQFP and 119BGA package (100pin TQFP only for K7A803200B).


Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION(TOP VIEW)



PIN NAME

| SYMBOL | PIN NAME | TQFP PIN NO. | SYMBOL | PIN NAME | TQFP PIN NO. |
|------------------------------------|---------------------------|----------------------|---------|---------------------|-------------------------|
| A0 - A17 | Address Inputs | 32,33,34,35,36,37,43 | VDD | Power Supply(+3.3V) | 15,41,65,91 |
| | | 44,45,46,47,48,49,50 | Vss | Ground | 17,40,67,90 |
| | | 81,82,99,100 | N.C. | No Connect | 14,16,38,39,42,66 |
| ADV | Burst Address Advance | 83 | | | |
| ADSP | Address Status Processor | 84 | DQao~a7 | Data Inputs/Outputs | 52,53,56,57,58,59,62,63 |
| ADSC | Address Status Controller | 85 | DQb0~b7 | | 68,69,72,73,74,75,78,79 |
| CLK | Clock | 89 | DQc0~c7 | | 2,3,6,7,8,9,12,13 |
| CS ₁ | Chip Select | 98 | DQdo~d7 | | 18,19,22,23,24,25,28,29 |
| CS ₂ CS ₂ | Chip Select | 97 | DQPa~Pd | | 51,80,1,30 |
| CS ₂ | Chip Select | 92 | /NC | | |
| $\overline{WE}x(x=a,b,c,d)$ | Byte Write Inputs | 93,94,95,96 | VDDQ | Output Power Supply | 4,11,20,27,54,61,70,77 |
| OE | Output Enable | 86 | | (2.5V or 3.3V) | |
| GW BW | Global Write Enable | 88 | Vssq | Output Ground | 5,10,21,26,55,60,71,76 |
| BW | Byte Write Enable | 87 | | | |
| ZZ | Power Down Input | 64 | | | |
| LBO | Burst Mode Control | 31 | | | |

- 4 -


Notes: 1. Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

2. The pin 42 is reserved for address bit for the 16Mb.

3. DQPa~DQPd are NC for K7A803200B



PIN CONFIGURATION(TOP VIEW)



PIN NAME

| SYMBOL | PIN NAME | TQFP PIN NO. | SYMBOL | PIN NAME | TQFP PIN NO. |
|--|---------------------------|----------------------|-----------|---------------------|---------------------------|
| A0 - A18 | Address Inputs | 32,33,34,35,36,37,43 | VDD | Power Supply(+3.3V) | 15,41,65,91 |
| | | 44,45,46,47,48,49,50 | Vss | Ground | 17,40,67,90 |
| | | 80,81,82,99,100 | N.C. | No Connect | 1,2,3,6,7,14,16,25,28,29, |
| ADV | Burst Address Advance | 83 | | | 30,38,39,42,51,52,53,56, |
| ADSP | Address Status Processor | 84 | | | 57,66,75,78,79,95,96 |
| ADSC | Address Status Controller | 85 | | | |
| CLK | Clock | 89 | DQa0 ~ a7 | Data Inputs/Outputs | 58,59,62,63,68,69,72,73 |
| CS ₁ | Chip Select | 98 | DQb0 ~ b7 | | 8,9,12,13,18,19,22,23 |
| CS ₂ | Chip Select | 97 | DQPa, Pb | | 74,24 |
| <u>CS</u> ₂ <u>CS</u> ₂ | Chip Select | 92 | VDDQ | Output Power Supply | 4,11,20,27,54,61,70,77 |
| WEx | Byte Write Inputs | 93,94 | | (2.5V or 3.3V) | |
| OE | Output Enable | 86 | Vssq | Output Ground | 5,10,21,26,55,60,71,76 |
| GW BW | Global Write Enable | 88 | | | |
| BW | Byte Write Enable | 87 | | | |
| ZZ | Power Down Input | 64 | | | |
| ZZ LBO | Burst Mode Control | 31 | | | |

Notes: 1. Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

2. The pin 42 is reserved for address bit for the 16Mb



119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7A803600B(256Kx36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|------|-----------------|-----|-----------------|-----|------|------|
| Α | VDDQ | Α | Α | ADSP | Α | Α | VDDQ |
| В | NC | CS ₂ | Α | ADSC | Α | Α | NC |
| С | NC | А | А | VDD | Α | Α | NC |
| D | DQc | DQPc | Vss | NC | Vss | DQPb | DQb |
| E | DQc | DQc | Vss | CS ₁ | Vss | DQb | DQb |
| F | VDDQ | DQc | Vss | ŌE | Vss | DQb | VDDQ |
| G | DQc | DQc | WEc | ADV | WEb | DQb | DQb |
| Н | DQc | DQc | Vss | GW | Vss | DQb | DQb |
| J | VddQ | VDD | NC | VDD | NC | Vdd | VDDQ |
| К | DQd | DQd | Vss | CLK | Vss | DQa | DQa |
| L | DQd | DQd | WEd | NC | WEa | DQa | DQa |
| М | VddQ | DQd | Vss | BW | Vss | DQa | VDDQ |
| N | DQd | DQd | Vss | A1* | Vss | DQa | DQa |
| Р | DQd | DQPd | Vss | Ao* | Vss | DQPa | DQa |
| R | NC | А | LBO | VDD | NC | А | NC |
| Т | NC | NC | А | Α | Α | NC | ZZ |
| U | VDDQ | TMS | TDI | TCK | TDO | NC | VDDQ |

Note: * Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

| SYMBOL | PIN NAME | SYMBOL | PIN NAME |
|-----------------------------|--|--------------------------|---|
| Α | Address Inputs | VDD | Power Supply(+3.3V) |
| A0,A1 | Burst Count Address | Vss | Ground |
| ADV ADSP ADSC CLK CS1 CS2 | Burst Address Advance Address Status Processor Address Status Controller Clock Chip Select Chip Select | N.C. DQa DQb DQc DQd | No Connect Data Inputs/Outputs Data Inputs/Outputs Data Inputs/Outputs Data Inputs/Outputs |
| WEx (x=a,b,c,d) | Byte Write Inputs | DQPa~Pd | Data Inputs/Outpus |
| | | VDDQ | Output Power Supply |
| OE GW BW ZZ LBO | Output Enable Global Write Enable Byte Write Enable Power Down Input Burst Mode Control | | (2.5V or 3.3V) |
| TCK | JTAG Test Clock | | |
| TMS TDI | JTAG Test Mode Select JTAG Test Data Input | | |
| TDO | JTAG Test Data Output | | |



119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7A801800B(512Kx18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|------|-----------------|-----|-----------------|-----|------|------|
| Α | VDDQ | Α | Α | ADSP | Α | Α | VDDQ |
| В | NC | CS ₂ | Α | ADSC | А | Α | NC |
| С | NC | Α | Α | VDD | А | А | NC |
| D | DQb | NC | Vss | NC | Vss | DQPa | NC |
| E | NC | DQb | Vss | CS ₁ | Vss | NC | DQa |
| F | VDDQ | NC | Vss | ŌE | Vss | DQa | VDDQ |
| G | NC | DQb | WEb | ADV | Vss | NC | DQa |
| н | DQb | NC | Vss | GW | Vss | DQa | NC |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
| К | NC | DQb | Vss | CLK | Vss | NC | DQa |
| L | DQb | NC | Vss | NC | WEa | DQa | NC |
| М | VDDQ | DQb | Vss | BW | Vss | NC | VDDQ |
| N | DQb | NC | Vss | A1* | Vss | DQa | NC |
| P | NC | DQPb | Vss | A0* | Vss | NC | DQa |
| R | NC | Α | LBO | VDD | NC | А | NC |
| Т | NC | Α | А | NC | Α | А | ZZ |
| U | VDDQ | TMS | TDI | TCK | TDO | NC | VDDQ |

Note: * Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

| SYMBOL | PIN NAME | SYMBOL | PIN NAME |
|-----------------------------------|--|-------------------------|--|
| Α | Address Inputs | VDD | Power Supply(+3.3V) |
| A0,A1 | Burst Count Address | Vss | Ground |
| ADV ADSP ADSC CLK CS1 | Burst Address Advance Address Status Processor Address Status Controller Clock Chip Select | N.C. DQa DQb DQPa~Pb | No Connect Data Inputs/Outputs Data Inputs/Outputs Data Inputs/Outpus |
| CS2 WEx (x=a,b) | Chip Select Byte Write Inputs | VDDQ | Output Power Supply (2.5V or 3.3V) |
| OE GW BW ZZ LBO | Output Enable Global Write Enable Byte Write Enable Power Down Input Burst Mode Control | | |
| TCK TMS TDI TDO | JTAG Test Clock JTAG Test Mode Select JTAG Test Data Input JTAG Test Data Output | | |



FUNCTION DESCRIPTION

The K7A803600B, K7A803200B and K7A801800B are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of $\overline{\text{OE}}$, $\overline{\text{LBO}}$ and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by $\overline{\text{ADSC}}$, $\overline{\text{ADSP}}$ and $\overline{\text{ADV}}$ and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with \overline{ADV} . When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of $\overline{\text{WEx}}$ and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register whenever $\overline{\text{ADSP}}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{\text{WEx}}$ are sampled High and $\overline{\text{ADV}}$ is sampled low. And $\overline{\text{ADSP}}$ is blocked to control signals by disabling $\overline{\text{CS}}_1$.

All byte write is done by $\overline{\text{GW}}$ (regaedless of $\overline{\text{BW}}$ and $\overline{\text{WE}}x$.), and each byte write is performed by the combination of $\overline{\text{BW}}$ and $\overline{\text{WE}}x$ when $\overline{\text{GW}}$ is high.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled Low(regaedless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled Low. The address increases internally to the next address of burst, if both \overline{WEx} and \overline{ADV} are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(\overline{WEa} , \overline{WEb} , \overline{WEc} or \overline{WEd}) sampled low. The \overline{WEa} control DQao ~ DQa7 and DQPa, \overline{WEb} controls DQbo ~ DQb7 and DQPb, \overline{WEc} controls DQco ~ DQc7 and DQPc, and \overline{WEd} control DQdo ~ DQd7 and DQPd. Read or write cycle may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} as are follows;

 $\overline{\text{ADSP}}$ must be sampled high when $\overline{\text{ADSC}}$ is sampled low to initiate a cycle with $\overline{\text{ADSC}}$.

WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

| LBO PIN | HIGH | Cas | Case 1 Cas | | se 2 | Cas | se 3 | Cas | se 4 |
|---------|--------------|------------|------------|------------|------|------------|------|------------|------|
| LBOTIN | | A 1 | Ao | A 1 | Ao | A 1 | Ao | A 1 | Ao |
| Fi | rst Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| | İ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| | Ψ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| For | urth Address | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

(Linear Burst)

| LBO PIN | BO PIN LOW | | se 1 | Cas | se 2 | Cas | se 3 | Cas | se 4 |
|---------|--------------|------------|------|------------|------|------------|------|------------|------|
| LBOTIN | LOW | A 1 | Ao |
| Fii | rst Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| | Í | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| | \downarrow | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fou | urth Address | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

ASYNCHRONOUS TRUTH TABLE

| OPERATION | ZZ | OE | I/O STATUS |
|------------|----|----|-------------|
| Sleep Mode | Н | Х | High-Z |
| Read | L | L | DQ |
| Redu | L | Н | High-Z |
| Write | L | Χ | Din, High-Z |
| Deselected | L | Х | High-Z |

Notes

- 1. X means "Don't Care".
- 2. ZZ pin is pulled down internally
- For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- Deselected means power down state of which stand-by current depends on cycle time.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

| CS ₁ | CS ₂ | CS ₂ | ADSP | ADSC | ADV | WRITE | CLK | ADDRESS ACCESSED | OPERATION |
|-----------------|-----------------|-----------------|------|------|-----|-------|------------|------------------|----------------------------|
| Н | Х | Х | Х | Г | Χ | Х | ↑ | N/A | Not Selected |
| L | L | Х | L | Χ | Χ | Х | ↑ | N/A | Not Selected |
| L | Х | Н | L | Χ | Χ | Х | ↑ | N/A | Not Selected |
| L | L | Χ | Χ | Г | Χ | Х | ↑ | N/A | Not Selected |
| L | Х | Н | Х | L | Х | Х | ↑ | N/A | Not Selected |
| L | Н | L | L | Х | Χ | Х | ↑ | External Address | Begin Burst Read Cycle |
| L | Н | L | Н | L | Х | L | ↑ | External Address | Begin Burst Write Cycle |
| L | Н | L | Н | L | Х | Н | ↑ | External Address | Begin Burst Read Cycle |
| Х | Х | Х | Н | Н | L | Н | ↑ | Next Address | Continue Burst Read Cycle |
| Н | Х | Х | Х | Н | L | Н | ↑ | Next Address | Continue Burst Read Cycle |
| Х | Х | Х | Н | Н | L | L | ↑ | Next Address | Continue Burst Write Cycle |
| Н | Х | Х | Х | Н | L | L | ↑ | Next Address | Continue Burst Write Cycle |
| Х | Х | Х | Н | Η | Н | Н | ↑ | Current Address | Suspend Burst Read Cycle |
| Н | Х | Х | Х | Н | Н | Н | \uparrow | Current Address | Suspend Burst Read Cycle |
| Х | Х | Х | Н | Н | Н | L | ↑ | Current Address | Suspend Burst Write Cycle |
| Н | Х | Х | Х | Η | Η | L | \uparrow | Current Address | Suspend Burst Write Cycle |

NOTE: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by \uparrow .
- 3. $\overline{\text{WRITE}}$ = L means Write operation in WRITE TRUTH TABLE.
 - WRITE = H means Read operation in WRITE TRUTH TABLE.
- 4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

WRITE TRUTH TABLE(x36/32)

| GW | BW | WEa | WEb | WEc | WEd | OPERATION |
|----|----|-----|-----|-----|-----|--------------------|
| Н | Н | Х | Х | Х | Х | READ |
| Н | L | Н | Н | Н | Н | READ |
| Н | L | L | Н | Н | Н | WRITE BYTE a |
| Н | L | Н | L | Н | Н | WRITE BYTE b |
| Н | L | Н | Н | L | L | WRITE BYTE c and d |
| Н | L | L | L | L | L | WRITE ALL BYTEs |
| L | Х | Х | Х | Х | Х | WRITE ALL BYTEs |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of $CLK(\uparrow)$.

WRITE TRUTH TABLE(x18)

| GW | BW | WEa | WEb | OPERATION |
|----|----|-----|-----|-----------------|
| Н | Н | X | X | READ |
| Н | L | Н | Н | READ |
| Н | L | L | Н | WRITE BYTE a |
| Н | L | Н | L | WRITE BYTE b |
| Н | L | L | L | WRITE ALL BYTEs |
| L | X | X | X | WRITE ALL BYTEs |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of $CLK(\uparrow)$.



ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT | |
|--|------------|------------------|------------|----|
| Voltage on VDD Supply Relative to Vss | VDD | -0.3 to 4.6 | V | |
| Voltage on VDDQ Supply Relative to Vss | | VDDQ | VDD | V |
| Voltage on Input Pin Relative to Vss | VIN | -0.3 to VDD+0.3 | V | |
| Voltage on I/O Pin Relative to Vss | Vio | -0.3 to VDDQ+0.3 | V | |
| Power Dissipation | | PD | 1.6 | W |
| Storage Temperature | | Тѕтс | -65 to 150 | °C |
| On a rating Tampa rature | Commercial | Topr | 0 to 70 | °C |
| Operating Temperature | Industrial | Topr | -40 to 85 | °C |
| Storage Temperature Range Under Bias | | TBIAS | -10 to 85 | °C |

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS at 3.3V I/O $(0^{\circ}C \le TA \le 70^{\circ}C)$

| PARAMETER | SYMBOL | MIN | Тур. | MAX | UNIT |
|----------------|--------|-------|------|-------|------|
| Cupply Voltage | Vdd | 3.135 | 3.3 | 3.465 | V |
| Supply Voltage | VDDQ | 3.135 | 3.3 | 3.465 | V |
| Ground | Vss | 0 | 0 | 0 | V |

^{*} The above parameters are also guaranteed at industrial temperature range.

OPERATING CONDITIONS at 2.5V I/O(0° C \leq TA \leq 70 $^{\circ}$ C)

| PARAMETER | SYMBOL | MIN | Тур. | MAX | UNIT |
|----------------|--------|-------|------|-------|------|
| Supply Voltage | Vdd | 3.135 | 3.3 | 3.465 | V |
| Supply Voltage | VDDQ | 2.375 | 2.5 | 2.9 | V |
| Ground | Vss | 0 | 0 | 0 | V |

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1MHz)

| PARAMETER | SYMBOL | TEST CONDITION | MIN | MAX | UNIT |
|--------------------|--------|----------------|-----|-----|------|
| Input Capacitance | CIN | VIN=0V | - | 5 | pF |
| Output Capacitance | Соит | Vout=0V | - | 7 | pF |

^{*}Note: Sampled not 100% tested.




DC ELECTRICAL CHARACTERISTICS(VDD=3.3V+0.165V/-0.165V, TA=0°C to +70°C)

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | MAX | UNIT | NOTES |
|----------------------------------|--------|--|-----|-------|-----------|------|-------|
| Input Leakage Current(except ZZ) | lıL | VDD = Max; VIN=Vss to VDD | | -2 | +2 | μΑ | |
| Output Leakage Current | loL | Output Disabled, Vout=Vss to VDDQ | | -2 | +2 | μΑ | |
| Operating Current | Icc | Device Selected, IOUT=0mA, | -16 | - | 350 | mA | 1.0 |
| Operating Current | ICC | ZZ≤Vı∟, Cycle Time ≥ tcʏc Min | -14 | - | 300 | ША | 1,2 |
| | Isb | Device deselected, IouT=0mA, ZZ≤VIL, | -16 | - | 130 | mA | |
| | ISB | f=Max, All Inputs≤0.2V or ≥ VDD-0.2V | -14 | - | 120 | | |
| Standby Current | ISB1 | Device deselected, IouT=0mA, ZZ≤0.2V, f = 0, All Inputs=fixed (VDD-0.2V or 0.2V) | | - | 100 | mA | |
| | ISB2 | Device deselected, IouT=0mA, ZZ≥VDD-0.2V, f=Max, All Inputs≤VIL or ≥VIH | | | 60 | mA | |
| Output Low Voltage(3.3V I/O) | Vol | IoL=8.0mA | | - | 0.4 | V | |
| Output High Voltage(3.3V I/O) | Vон | IOH=-4.0mA | | 2.4 | - | V | |
| Output Low Voltage(2.5V I/O) | Vol | IoL=1.0mA | | - | 0.4 | V | |
| Output High Voltage(2.5V I/O) | Vон | Iон=-1.0mA | | 2.0 | - | V | |
| Input Low Voltage(3.3V I/O) | VIL | | | -0.3* | 0.8 | V | |
| Input High Voltage(3.3V I/O) | ViH | | | 2.0 | VDD+0.3** | V | 3 |
| Input Low Voltage(2.5V I/O) | VIL | | | -0.3* | 0.7 | V | |
| Input High Voltage(2.5V I/O) | VIH | | | 1.7 | VDD+0.3** | V | 3 |

Notes: 1.The above parameters are also guaranteed at industrial temperature range.

2. Reference AC Operating Conditions and Characteristics for input and timing.

- 3. Data states are all zero.
- 4. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V.




TEST CONDITIONS

| Parameter | Value |
|---|------------|
| Input Pulse Level(for 3.3V I/O) | 0 to 3.0V |
| Input Pulse Level(for 2.5V I/O) | 0 to 2.5V |
| Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O) | 1.0V/ns |
| Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O) | 1.0V/ns |
| Input and Output Timing Reference Levels for 3.3V I/O | 1.5V |
| Input and Output Timing Reference Levels for 2.5V I/O | VDDQ/2 |
| Output Load | See Fig. 1 |

^{*} The above parameters are also guaranteed at industrial temperature range.





* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS(VDD=3.3V+0.165V/-0.165V, TA=0°C to +70°C)

| DADAMETED | 0 | - | 16 | - | 14 | |
|--|--------|-----|-----|-----|-----|-------|
| PARAMETER | Symbol | MIN | MAX | MIN | MAX | UNIT |
| Cycle Time | tcyc | 6.0 | - | 7.2 | į | ns |
| Clock Access Time | tcD | - | 3.5 | - | 3.8 | ns |
| Output Enable to Data Valid | toE | - | 3.5 | - | 3.8 | ns |
| Clock High to Output Low-Z | tLZC | 0 | - | 0 | - | ns |
| Output Hold from Clock High | tон | 1.5 | - | 1.5 | - | ns |
| Output Enable Low to Output Low-Z | tlzoe | 0 | - | 0 | - | ns |
| Output Enable High to Output High-Z | tHZOE | - | 3.0 | - | 3.5 | ns |
| Clock High to Output High-Z | tHZC | 1.5 | 3.0 | 1.5 | 3.5 | ns |
| Clock High Pulse Width | tсн | 2.3 | - | 2.5 | i | ns |
| Clock Low Pulse Width | tcL | 2.3 | - | 2.5 | - | ns |
| Address Setup to Clock High | tas | 1.5 | - | 1.5 | i | ns |
| Address Status Setup to Clock High | tss | 1.5 | - | 1.5 | i | ns |
| Data Setup to Clock High | tos | 1.5 | - | 1.5 | i | ns |
| Write Setup to Clock High (GW, BW, WEx) | tws | 1.5 | - | 1.5 | i | ns |
| Address Advance Setup to Clock High | tadvs | 1.5 | - | 1.5 | i | ns |
| Chip Select Setup to Clock High | tcss | 1.5 | - | 1.5 | - | ns |
| Address Hold from Clock High | tah | 0.5 | - | 0.5 | i | ns |
| Address Status Hold from Clock High | tsh | 0.5 | - | 0.5 | - | ns |
| Data Hold from Clock High | tDH | 0.5 | - | 0.5 | i | ns |
| Write Hold from Clock High (GW, BW, WEx) | twn | 0.5 | - | 0.5 | - | ns |
| Address Advance Hold from Clock High | tadvh | 0.5 | - | 0.5 | ī | ns |
| Chip Select Hold from Clock High | tcsH | 0.5 | - | 0.5 | - | ns |
| ZZ High to Power Down | tpds | 2 | - | 2 | ī | cycle |
| ZZ Low to Power Up | tpus | 2 | - | 2 | - | cycle |

Notes: 1. The above parameters are also guaranteed at industrial temperature range.



^{2.} All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.


^{3.} Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.

^{4.} ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

| IR2 | IR1 | IR0 | Instruction | TDO Output | Notes |
|-----|-----|-----|-------------|-------------------------|-------|
| 0 | 0 | 0 | EXTEST | Boundary Scan Register | 1 |
| 0 | 0 | 1 | IDCODE | Identification Register | 3 |
| 0 | 1 | 0 | SAMPLE-Z | Boundary Scan Register | 2 |
| 0 | 1 | 1 | BYPASS | Bypass Register | 4 |
| 1 | 0 | 0 | SAMPLE | Boundary Scan Register | 5 |
| 1 | 0 | 1 | RESERVED | Do Not Use | 6 |
| 1 | 1 | 0 | BYPASS | Bypass Register | 4 |
| 1 | 1 | 1 | BYPASS | Bypass Register | 4 |

NOTE ·

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





SCAN REGISTER DEFINITION

| Part | Instruction Register | Bypass Register | ID Register | Boundary Scan |
|---------|----------------------|-----------------|-------------|---------------|
| 256Kx36 | 3 bits | 1 bits | 32 bits | 70 bits |
| 512Kx18 | 3 bits | 1 bits | 32 bits | 70 bits |

ID REGISTER DEFINITION

| Part | Revision Number (31:28) | Part Configuration (27:18) | Vendor Definition (17:12) | Samsung JEDEC Code (11: 1) | Start Bit(0) |
|---------|-------------------------|----------------------------|------------------------------|----------------------------|--------------|
| 256Kx36 | 0000 | 00110 00100 | XXXXXX | 00001001110 | 1 |
| 512Kx18 | 0000 | 00111 00011 | XXXXXX | 00001001110 | 1 |

| 119BGA BOUNDARY SCAN EXIT ORDER(x36) | | | | | | | |
|--------------------------------------|----|-----------------|--|------|----|----|--|
| 36 | 4B | ADSC | | OE | 4F | 35 | |
| 37 | 4E | CS ₁ | | ADV | 4G | 34 | |
| 38 | 4H | GW | | CLK | 4K | 33 | |
| 39 | 3G | WEc | | BW | 4M | 32 | |
| 40 | 3C | Α | | ADSP | 4A | 31 | |
| 41 | 3B | Α | | WEb | 5G | 30 | |
| 42 | ЗА | Α | | Α | 5C | 29 | |
| 43 | 2B | CS2 | | Α | 5B | 28 | |
| 44 | 2C | Α | | Α | 5A | 27 | |
| 45 | 2A | Α | | Α | 6B | 26 | |
| 46 | 2D | DQPc | | Α | 6A | 25 | |
| 47 | 1E | DQc | | Α | 6C | 24 | |
| 48 | 2F | DQc | | DQPb | 6D | 23 | |
| 49 | 1G | DQc | | DQb | 6E | 22 | |
| 50 | 2H | DQc | | DQb | 6G | 21 | |
| 51 | 1D | DQc | | DQb | 7H | 20 | |
| 52 | 2E | DQc | | DQb | 7D | 19 | |
| 53 | 2G | DQc | | DQb | 7E | 18 | |
| 54 | 1H | DQc | | DQb | 6F | 17 | |
| 55 | 2K | DQd | | DQb | 7G | 16 | |
| 56 | 1L | DQd | | DQb | 6H | 15 | |
| 57 | 2M | DQd | | DQa | 7K | 14 | |
| 58 | 1N | DQd | | DQa | 6L | 13 | |
| 59 | 1P | DQd | | DQa | 6N | 12 | |
| 60 | 1K | DQd | | DQa | 7P | 11 | |
| 61 | 2L | DQd | | DQa | 6K | 10 | |
| 62 | 2N | DQd | | DQa | 7L | 9 | |
| 63 | 2P | DQPd | | DQa | 6M | 8 | |
| 64 | 3R | LBO | | DQa | 7N | 7 | |
| 65 | 3L | WEd | | DQPa | 6P | 6 | |
| 66 | 2R | Α | | ZZ | 7T | 5 | |
| 67 | 3T | Α | | Α | 6R | 4 | |
| 68 | 4N | A1 | | WEa | 5L | 3 | |
| 69 | 4P | A0 | | Α | 5T | 2 | |
| 70 | 2T | NC | | Α | 4T | 1 | |

119BGA BOUNDARY SCAN EXIT ORDER(x18)

| 36 | 4B | ADSC | ŌĒ | 4F | 35 |
|----|----|-----------------|------|----|----|
| 37 | 4E | CS ₁ | ADV | 4G | 34 |
| 38 | 4H | GW | CLK | 4K | 33 |
| 39 | 3G | WEb | BW | 4M | 32 |
| 40 | 3C | Α | ADSP | 4A | 31 |
| 41 | 3B | Α | NC | 5G | 30 |
| 42 | 3A | Α | Α | 5C | 29 |
| 43 | 2B | CS2 | Α | 5B | 28 |
| 44 | 2C | Α | Α | 5A | 27 |
| 45 | 2A | Α | Α | 6B | 26 |
| 46 | 2D | NC | Α | 6A | 25 |
| 47 | 1E | NC | Α | 6C | 24 |
| 48 | 2F | NC | NC | 7D | 23 |
| 49 | 1G | NC | NC | 6E | 22 |
| 50 | 2H | NC | NC | 6G | 21 |
| 51 | 1D | DQb | NC | 7H | 20 |
| 52 | 2E | DQb | DQPa | 6D | 19 |
| 53 | 2G | DQb | DQa | 7E | 18 |
| 54 | 1H | DQb | DQa | 6F | 17 |
| 55 | 2K | DQb | DQa | 7G | 16 |
| 56 | 1L | DQb | DQa | 6H | 15 |
| 57 | 2M | DQb | DQa | 7K | 14 |
| 58 | 1N | DQb | DQa | 6L | 13 |
| 59 | 2P | DQPb | DQa | 6N | 12 |
| 60 | 1K | NC | DQa | 7P | 11 |
| 61 | 2L | NC | NC | 6K | 10 |
| 62 | 2N | NC | NC | 7L | 9 |
| 63 | 1P | NC | NC | 6M | 8 |
| 64 | 3R | LBO | NC | 7N | 7 |
| 65 | 3L | NC | NC | 6P | 6 |
| 66 | 2R | Α | ZZ | 7T | 5 |
| 67 | 3T | Α | Α | 6R | 4 |
| 68 | 4N | A1 | WEa | 5L | 3 |
| 69 | 4P | A0 | Α | 5T | 2 |
| 70 | 2T | Α | Α | 6T | 1 |

NOTE: NC; Dont care.



JTAG DC OPERATING CONDITIONS

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|---|--------|-----------|-----|-----------|------|------|
| Power Supply Voltage | VDD | 3.135 | 3.3 | 3.465 | V | |
| Input High Level (3.3V I/O / 2.5V I/O) | VIH | 2.0 / 1.7 | = | VDD+0.3 | V | 1 |
| Input Low Level (3.3V I/O / 2.5V I/O) | VIL | -0.3 | = | 0.8 / 0.7 | V | |
| Output High Voltage (3.3V I/O / 2.5V I/O) | Voн | 2.4 / 2.0 | - | - | V | |
| Output Low Voltage (3.3V I/O / 2.5V I/O) | Vol | - | = | 0.4 / 0.4 | V | |

 $\ensuremath{\textbf{NOTE}}$: The input level of SRAM pin is to follow the SRAM DC specification.


JTAG AC TEST CONDITIONS

| Parameter | Symbol | Min | Unit | Note |
|--|---------|-----------------------|------|------|
| Input High/Low Level (3.3V I/O / 2.5V I/O) | VIH/VIL | 3.0 / 0 , 2.5 / 0 | V | |
| Input Rise/Fall Time (3.3V I/O / 2.5V I/O) | TR/TF | 1.0 / 1.0 , 1.0 /1 .0 | ns | |
| Input and Output Timing Reference Level | | VDDQ/2 | V | |

JTAG AC Characteristics


| Parameter | Symbol | Min | Max | Unit | Note |
|---------------------------|--------|-----|-----|------|------|
| TCK Cycle Time | tchch | 50 | - | ns | |
| TCK High Pulse Width | tCHCL | 20 | - | ns | |
| TCK Low Pulse Width | tclch | 20 | - | ns | |
| TMS Input Setup Time | tmvch | 5 | = | ns | |
| TMS Input Hold Time | tchmx | 5 | - | ns | |
| TDI Input Setup Time | tdvch | 5 | = | ns | |
| TDI Input Hold Time | tCHDX | 5 | = | ns | |
| SRAM Input Setup Time | tsvch | 5 | = | ns | |
| SRAM Input Hold Time | tchsx | 5 | - | ns | |
| Clock Low to Output Valid | tclqv | 0 | 10 | ns | |

JTAG TIMING DIAGRAM







^{1.} In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

























APPLICATION INFORMATION DEPTH EXPANSION

The Samsung 256Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)


(ADSP CONTROLLED, ADSC=HIGH)






APPLICATION INFORMATION DEPTH EXPANSION

The Samsung 512Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 512K depth to 1M depth without extra logic.




INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing) (ADSP CONTROLLED , ADSC=HIGH)







PACKAGE DIMENSIONS





119BGA PACKAGE DIMENSIONS





Notes

- 1. All Dimensions are in Millimeters.
- 2. Solder Ball to PCB Offset: 0.10 Max.
- 3. PCB to Cavity Offset: 0.10 Max.