Document Title

32Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Data	<u>Remark</u>
0.0	Initial draft	October 09, 2002	Preliminary
1.0	Finalized - Changed Icc from 10mA to 5mA - Changed Icc1 from 8mA to 7mA - Changed Icc2 from 35mA to 25mA - Changed IsB from 3mA to 0.4mA - Changed IbR for K6X0808C1D-F 15µA to 10µA - Changed IbR for K6X0808C1D-Q 25µA to 20µA - Errata correction	December 16, 2003	Final
2.0	Revised - Changed Isв1 of Automotive product from 25μA to 30μA - Deleted 55ns Automotive product	July 15, 2004	Final
3.0	Revised - Changed IsB1 of Automotive product from 30µA to 50µA - Changed IbR of Automotive product from 20µA to 25µA - Added Lead Free Products	March 27, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserves the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



32Kx8 bit Low Power full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 32K x 8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 28-DIP-600B, 28-SOP-450, 28-TSOP1-0813.4F/R

GENERAL DESCRIPTION


The K6X0808C1D families are fabricated by SAMSUNG's advanced CMOS process technology. The families support verious operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di	ssipation	
Product Family	Operating Temperature	Standby Opera		Operating (Icc2, Max)	РКС Туре	
K6X0808C1D-F	Industrial(-40~85°C)	4.5~5.5V	55 ¹⁾ /70ns	15μΑ	25mA	28-DIP-600B, 28-SOP-450, 28-TSOP1-0813.4F/R
K6X0808C1D-Q	Automotive(-40~125°C)	4.0-0.07	70ns	50μΑ		28-SOP-450, 28-TSOP1-0813.4F

1. The parameters are tested with 50pF test load


PIN DESCRIPTION



NC

No connect

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



Address Inputs

A0~A14

PRODUCT LIST

Industrial Temp. I	Products(-40~85°C)	Automotive Temp.	Products(-40~125°C)
Part Name	Function	Part Name	Function
K6X0808C1D-DF55 K6X0808C1D-DF70 K6X0808C1D-GF55 K6X0808C1D-GF70 K6X0808C1D-BF55 ¹¹ K6X0808C1D-BF70 ¹¹ K6X0808C1D-TF55 K6X0808C1D-TF70 K6X0808C1D-LF55 ¹¹ K6X0808C1D-LF55 K6X0808C1D-RF55 K6X0808C1D-RF55	28-DIP, 55ns, LL Pwr 28-DIP, 70ns, LL Pwr 28-SOP, 55ns, LL Pwr 28-SOP, 70ns, LL Pwr 28-SOP, 55ns, LL Pwr, LF 28-SOP, 70ns, LL Pwr, LF 28-TSOP-F, 75ns, LL Pwr 28-TSOP-F, 75ns, LL Pwr 28-TSOP-F, 70ns, LL Pwr, LF 28-TSOP-R, 75ns, LL Pwr 28-TSOP-R, 70ns, LL Pwr 28-TSOP-R, 70ns, LL Pwr	K6X0808C1D-GQ70 K6X0808C1D-BQ70 ¹⁾ K6X0808C1D-TQ70 K6X0808C1D-LQ70 ¹⁾	28-SOP, 70ns, L Pwr 28-SOP, 70ns, L Pwr, LF 28-TSOP-F, 70ns, L Pwr 28-TSOP-F, 70ns, L Pwr, LF

1.Lead Free Products

FUNCTIONAL DESCRIPTION

CS	OE	WE	I/O	Mode	Power
н	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	н	Н	High-Z	Output Disabled	Active
L	L	н	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

1. X means don't care (Must be in high or low states)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5V(Max. 7.0V)	V	-
Voltage on Vcc supply relative to Vss Vc		-0.3 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Та	-40 to 85	°C	K6X0808C1D-F
	IA	-40 to 125	°C	K6X0808C1D-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

1. Industrial Product: TA=-40 to 85°C, Otherwise specified

Automotive Product: TA=-40 to 125°C, Otherwise specified

2. Overshoot: Vcc+3.0V in case of pulse width≤30ns.

3. Undershoot: -3.0V in case of pulse width≤30ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc		-1	-	1	μA
Output leakage current	Ilo	\overline{CS} =VIH or \overline{OE} =VIH or \overline{WE} =VIL, VIO=VSS to Vcc		-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIH or VIL, Read			-	5	mA
Average operating current		Cycle time=1µs, 100% duty, lio=0mA,		-	-	7	mA
	ICC2	Cycle time=Min,100% duty, IIO=0mA, CS=VIL, VIN=VIH or VIL			-	25	mA
Output low voltage	Vol	IOL=2.1mA			-	0.4	V
Output high voltage	Vон	Іон=-1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs=VIH or VIL		-	-	0.4	mA
Standby Current (CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X0808C1D-F	-	-	15	μA
	1381		K6X0808C1D-Q	-	-	50	μA



K6X0808C1D Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference) Input pulse level: 0.8 to 2.4V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load (See right): CL=100pF+1TTL CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, Industrial product: TA=-40 to 85°C, Automotive product: TA=-40 to 125°C)

				Spee	d Bins		
	Parameter List	Symbol	55	55 ¹⁾ ns		Ins	Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	30	ns
	Output disable to high-Z output	tонz	0	20	0	30	ns
	Output hold from address change	tон	10	-	10	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	50	-	ns
White	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twнz	0	20	0	25	ns
	Data to write time overlap	tDW	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns

1. The parameter is tested with 50pF test load. Industrial Product only.


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition			Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V		2.0	-	5.5	V
Data retention current	IDR	Vcc=3.0V, <u>CS</u> ≥Vcc-0.2V	K6X0808C1D-F	-	-	10	- μΑ
Data retention current	IDR		K6X0808C1D-Q	-	-	25	
Data retention set-up time	tSDR	See data retention waveform	0	-	-		
Recovery time	trdr		5	-	-	ms	




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going Low and \overline{WE} going low : A write end at the earliest transition among \overline{CS} going high and \overline{WE} going high, twp is measured from the begining of write to the end of write.
- 2. tcw is measured from the \overline{CS} going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twe is measured from the end or write to the address change. twe applied in case a write ends as CS or WE going high.

DATA RETENTION WAVE FORM






Revision 3.0 March 2005


PACKAGE DIMENSIONS

28 PIN DUAL INLINE PACKAGE(600mil)

Units: millimeter(inch)



28 PIN PLASTIC SMALL OUTLINE PACKAGE(450mil)




K6X0808C1D Family


CMOS SRAM

PACKAGE DIMENSIONS


Units: millimeter(inch)

28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)





28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4R)





Downloaded from Arrow.com.