72Mb NtRAMTM Specification

100TQFP/165FBGA with Pb/Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.
 - * Samsung Electronics reserves the right to change products or specification without notice.



Document Title

2Mx36 & 4Mx18-Bit Pipelined NtRAM™

Revision History

Rev. No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	1. Initial document.	Sep. 30. 2002	Advance
0.1	1. Delete the speed bins (FT : 7.5ns, 8.5ns / PP : 200MHz)	Oct. 8. 2002	Preliminary
0.2	1. Change to the New JTAG scan order.	Feb. 25, 2003	Preliminary
0.3	1. Add the comment about Vdd/Vddq wide by note on page 13.	Mar. 10, 2003	Preliminary
0.4	1. Delete the 119 BGA package type.	Aug. 18, 2004	Preliminary
0.5	Delete the 1.8V and 3.3V Vdd voltage level (Change the part number to K7N6436(18)45M from K7N6436(18)31M)	Oct. 20, 2004	Preliminary
0.6	1. Add the overshoot timing	Feb. 16, 2006	Final
1.0	1. Change ordering information	Apr. 03, 2006	Final
1.1	1. Add the current in the DC Elecrical Characteristics	Feb. 27, 2007	Final
1.2	1. change standby current value	Mar. 25, 2008	Final
1.3	1. Correct typo	Sep. 03, 2008	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



2Mx36 & 4Mx18 Pipelined NtRAMTM

72Mb NtRAM (Pipelined) Ordering Information

Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
4Mx18	2.5	4.0	2.6	K7N641845M-P(Q,E,F) ¹ C(I) ² 25	V
TIVIX TO	2.5 6.0 3.5		K7N641845M-P(Q,E,F) ¹ C(I) ² 16	√	
2Mx36	2.5	4.0	2.6	K7N643645M-P(Q,E,F) ¹ C(I) ² 25	√
ZIVIXOU	2.5	6.0	3.5	K7N643645M-P(Q,E,F)1C(I)216	V

Note 1. P(Q,E,F) [Package type]: 100TQFP; P-Pb Free, Q-Pb, 165FBGA; E-Pb Free, F-Pb

2. C(I) [Operating Temperature] : C-Commercial, I-Industrial



FEATURES

- 2.5V ±5% Power Supply.
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- · Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention
- · A interleaved burst or a linear burst mode.
- · Asynchronous output enable control.
- Power Down mode.
- TTL-Level Three-State Outputs.
- 100-TQFP-1420A.
- 165FBGA(11x15 ball aray) with body size of 15mmx17mm.

FAST ACCESS TIMES

PARAMETER	Symbol	-25	-16	Unit
Cycle Time	tCYC	4.0	6.0	ns
Clock Access Time	tCD	2.6	3.5	ns
Output Enable Access Time	tOE	2.6	3.5	ns

GENERAL DESCRIPTION

The K7N643645M and K7N641845M are 75,497,472-bits Synchronous Static SRAMs.

The NtRAM™. or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low".

Asynchronous inputs include the sleep mode enable(ZZ).


Output Enable controls the outputs at any given time.

Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation

and provides increased timing flexibility for incoming signals. For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The K7N643645M and K7N641845M are implemented with SAMSUNG's high performance CMOS technology and is available in 100pin TQFP and 165FBGA packages. Multiple power and ground pins minimize ground bounce.


LOGIC BLOCK DIAGRAM





NtRAM™ and No Turnaround Random Access Memory are trademarks of Samsung Rev. 1.3 September 2008

PIN CONFIGURATION(TOP VIEW)




PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A20	Address Inputs	32,33,34,35,36,37,42,	VDD	Power Supply(2.5V)	14,15,16,41,65,66,91
		43,44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,81,82,83,84,99,			
		100	N.C.	No Connect	38,39
ADV	Address Advance/Load	85			
WE	Read/Write Control Input	88	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQbo~b7	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CKE	Clock Enable	87	DQco~c7	Data Inputs/Outputs	2,3,6,7,8,9,12,13
CS ₁	Chip Select	98	DQdo~d7	Data Inputs/Outputs	18,19,22,23,24,25,28,29
CS ₂ CS ₂	Chip Select	97	DQPa~Pd	Data Inputs/Outputs	51,80,1,30
CS ₂	Chip Select	92			
$\overline{BW}x(x=a,b,c,d)$	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
ŌE	Output Enable	86		(2.5V)	
ZZ	Power Sleep Mode	64	Vssq	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

Note: 1. Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A21	Address Inputs	32,33,34,35,36,37,42,	VDD	Power Supply(2.5V)	14,15,16,41,65,66,91
		43,44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,80,81,82,83,84,99,			
		100	N.C.	No Connect	1,2,3,6,7,25,28,29,30,
ADV	Address Advance/Load	85			38,39,51,52,53,56,57,
WE	Read/Write Control Input	88			75,78,79,95,96
CLK	Clock	89			
CKE	Clock Enable	87	DQao~a8	Data Inputs/Outputs	58,59,62,63,68,69,72,73,74
CS ₁	Chip Select	98	DQbo~b8	Data Inputs/Outputs	8,9,12,13,18,19,22,23,24
CS ₂	Chip Select	97			
CS ₂	Chip Select	92			
BWx(x=a,b)	Byte Write Inputs	93,94	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
ŌE	Output Enable	86		(2.5V)	
ZZ LBO	Power Sleep Mode	64	Vssq	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

NOTE: Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



165-PIN FBGA PACKAGE CONFIGURATIONS(TOP VIEW)

K7N643645M(2Mx36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC**	Α	CS1	BWc	BWb	CS2	CKE	ADV	Α	Α	NC
В	NC	Α	CS2	BWd	BWa	CLK	WE	ŌĒ	Α	Α	NC**
С	DQPc	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	DQPb
D	DQc	DQc	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQb	DQb
E	DQc	DQc	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQb	DQb
F	DQc	DQc	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQb	DQb
G	DQc	DQc	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQb	DQb
Н	NC	VDD	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
K	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
L	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
М	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
N	DQPd	NC	VDDQ	Vss	NC	NC	NC	Vss	VDDQ	NC	DQPa
Р	NC	Α	Α	Α	TDI	A1*	TDO	Α	Α	Α	NC
R	LBO	Α	Α	Α	TMS	A0*	TCK	Α	Α	Α	А

Note: * A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
Α	Address Inputs	VDD	Power Supply
		Vss	Ground
A0,A1	Burst Address Inputs		
ADV	Address Advance/Load	N.C.	No Connect
WE	Read/Write Control Input		
CLK CKE CS1	Clock	DQa	Data Inputs/Outputs
CKE	Clock Enable	DQb	Data Inputs/Outputs
	Chip Select	DQc	Data Inputs/Outputs
CS ₂	Chip Select	DQd	Data Inputs/Outputs
CS ₂	Chip Select	DQPa~Pd	Data Inputs/Outputs
BWx	Byte Write Inputs		
(x=a,b,c,d)		VDDQ	Output Power Supply
ŌĒ	Outrat Franks		
-	Output Enable		
ZZ LBO	Power Sleep Mode		
LBO	Burst Mode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		



^{**} Checked NoConnect(NC) pins are resered for higher density address, i.e. 11B for 128Mb and 1A for 256Mb.

165-PIN FBGA PACKAGE CONFIGURATIONS(TOP VIEW)

K7N641845M(4Mx18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC**	Α	CS1	BWb	NC	CS2	CKE	ADV	Α	Α	Α
В	NC	Α	CS2	NC	BWa	CLK	WE	ŌĒ	Α	Α	NC**
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	DQPa
D	NC	DQb	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
E	NC	DQb	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
F	NC	DQb	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
G	NC	DQb	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
Н	NC	VDD	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	NC
K	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	NC
L	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	NC
М	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	NC
N	DQPb	NC	VDDQ	Vss	NC	NC	NC	Vss	VDDQ	NC	NC
Р	NC	Α	Α	Α	TDI	A1*	TDO	Α	Α	Α	NC
R	LBO	Α	А	Α	TMS	A0*	TCK	А	А	Α	А

Note: * A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
Α	Address Inputs	VDD	Power Supply
		Vss	Ground
A0,A1	Burst Address Inputs		
<u>AD</u> V	Address Advance/Load	N.C.	No Connect
WE	Read/Write Control Input		
CLK	Clock		
CKE	Clock Enable	DQa	Data Inputs/Outputs
CS ₁	Chip Select	DQb	Data Inputs/Outputs
CS ₂	Chip Select	DQPa, Pb	Data Inputs/Outputs
CS ₂	Chip Select		
BWx	Byte Write Inputs	VDDQ	Output Power Supply
(x=a,b)			
ŌĒ	Output Enable		
	Power Sleep Mode		
ZZ LBO	Burst Mode Control		
LBO	Burst Wode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		



^{**} Checked NoConnect(NC) pins are resered for higher density address, i.e. 11B for 128Mb and 1A for 256Mb.

FUNCTION DESCRIPTION

The K7N643645M and K7N641845M are NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of OE, LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable($\overline{\text{CKE}}$) pin allows the operation of the chip to be suspended as long as necessary. When $\overline{\text{CKE}}$ is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM™ latches external address and initiates a cycle, when $\overline{\text{CKE}}$, ADV are driven to low and all three chip enables($\overline{\text{CS}}_1$, CS2, $\overline{\text{CS}}_2$) are active .

Output $Enable(\overline{OE})$ can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, all three chip enables($\overline{CS1}$, $\overline{CS2}$) are active, the write enable input signals \overline{WE} are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when \overline{WE} is driven low at the rising edge of the clock. \overline{BW} [d:a] can be used for byte write operation. The pipelined $NtRAM^{TM}$ uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, WE and address are registered, and the data associated with that address is required two cycle later

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the \overline{LBO} pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, LBO=High)

LBO PIN	HIGH	Case 1		Case 2		Cas	se 3	Case 4	
LBOTIN	111011	A 1	A 0						
Fii	rst Address	0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
	\downarrow	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	1	0	0	1	0	0


(Linear Burst, LBO=Low)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
LBO I III	LOW	A 1	A ₀						
Fir	rst Address	0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
	\downarrow	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



STATE DIAGRAM FOR NtRAMTM



COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes: 1. An IGNORE CLOCK EDGE cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock(CLK)



2Mx36 & 4Mx18 Pipelined NtRAMTM

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS ₁	CS ₂	CS ₂	ADV	WE	BWx	ŌĒ	CKE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	Х	L	Χ	Х	Χ	L	↑	N/A	Not Selected
Х	L	X	L	Χ	Х	Χ	L	↑	N/A	Not Selected
Х	Х	Н	L	Х	Х	Х	L	↑	N/A	Not Selected
Х	Х	Х	Н	Χ	Х	Χ	L	↑	N/A	Not Selected Continue
L	Н	L	L	Н	Х	L	L	↑	External Address	Begin Burst Read Cycle
Х	Х	Х	Н	Х	Х	L	L	↑	Next Address	Continue Burst Read Cycle
L	Н	L	L	Н	Х	Н	L	↑	External Address	NOP/Dummy Read
Х	Х	Х	Н	Х	Х	Н	L	↑	Next Address	Dummy Read
L	Н	L	L	L	L	Χ	L	↑	External Address	Begin Burst Write Cycle
Х	Х	Х	Н	Х	L	Х	L	↑	Next Address	Continue Burst Write Cycle
L	Н	L	L	L	Н	Χ	L	↑	N/A	NOP/Write Abort
Х	Х	Х	Н	Х	Н	Х	L	↑	Next Address	Write Abort
Х	Х	Х	Х	Х	Х	Х	Н	↑	Current Address	Ignore Clock

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (1).
- 3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.
- 4. WRITE = L means Write operation in WRITE TRUTH TABLE.

 WRITE = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

WRITE TRUTH TABLE(x36)

WE	BWa	BWb	BWc	BWd	OPERATION
Н	X	X	X	X	READ
L	L	Н	Н	Н	WRITE BYTE a
L	Н	L	Н	Н	WRITE BYTE b
L	Н	Н	L	Н	WRITE BYTE c
L	Н	Н	Н	L	WRITE BYTE d
L	L	L	L	Ĺ	WRITE ALL BYTEs
L	Н	Н	Н	Н	WRITE ABORT/NOP

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

WRITE TRUTH TABLE(x18)

WE	BWa	BWb	OPERATION		
Н	X	X	READ		
L	L	H WRITE BYTE a			
L	Н	L	WRITE BYTE b		
L	L	L	WRITE ALL BYTEs		
L	Н	Н	WRITE ABORT/NOP		

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(\uparrow).



ASYNCHRONOUS TRUTH TABLE

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	Η	Χ	High-Z
Read	L	L	DQ
Redu	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

Notes

- 1. X means "Don't Care".
- 2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
- Deselected means power Sleep Mode of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 3.6	V
Voltage on Any Other Pin Relative to Vss	VIN	-0.3 to VDD+0.3	V
Power Dissipation	Po	1.6	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	Topr	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	2.375	2.5	2.625	V
Supply Voltage	Vddq	2.375	2.5	2.625	V
Ground	Vss	0	0	0	V

^{*}Note : V_{DD} and V_{DDQ} must be supplied with identical vlotage levels.

CAPACITANCE*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	TYP	MAX	UNIT
Input Capacitance	Cin	VIN=0V	-	TBD	pF
Output Capacitance	Соит	Vout=0V	-	TBD	pF

^{*}Note: Sampled not 100% tested.




DC ELECTRICAL CHARACTERISTICS(VDD=2.5V ±5%, TA=0°C to +70°C)


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	lıL	VDD=Max; VIN=Vss to VDD		-2	+2	μА	
Output Leakage Current	lol	Output Disabled,		-2	+2	μА	
Operating Current	loc	VDD=Max IOUT=0mA	-25	-	470	mA	1,2
Operating Current	100	IIL VDD=Max; VIN=Vss to VDD -2 IoL Output Disabled, -2	350	ША	1,2		
		Device deselected, IouT=0mA,	-25	-	200		
	Isb	ZZ≤Vı∟, f=Max,	-16		200	mA	
		All Inputs \leq 0.2V or \geq VDD-0.2V	-10		200		
Standby Current	ISB1	Device deselected, louт=0mA, ZZ≤0		170	mA		
	IODT	All Inputs=fixed (VDD-0.2V or 0.2V)		170			
	Isaa	Device deselected, louт=0mA, ZZ≥VDD-0.2V,			170	mA	
	IODZ	f=Max, All Inputs≤Vı∟ or ≥Vıн		170	1117 (
Output Low Voltage	Vol	IoL=1.0mA		-	0.4	V	
Output High Voltage	Vон	Іон=-1.0mA		2.0	-	٧	
Input Low Voltage	VIL			-0.3*	0.7	V	
Input High Voltage	VIH			1.7	VDD+0.3**	V	3

Notes: 1. Reference AC Operating Conditions and Characteristics for input and timing.

Overshoot Timing

Undershoot Timing






TEST CONDITIONS

(TA=0 to 70°C, VDD=2.5V \pm 5%, unless otherwise specified)

PARAMETER	VALUE
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	VDDQ/2
Output Load	See Fig. 1



* Including Scope and Jig Capacitance

Fig. 1



Rev. 1.3 September 2008

^{2.} Data states are all zero.3. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

AC TIMING CHARACTERISTICS

(VDD= $2.5V \pm 5\%$, Ta= $0 \text{ to } 70^{\circ}\text{C}$)

DADAMETED	OVALDOL		-	16		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
Cycle Time	tcyc	4.0	-	6.0	-	ns
Clock Access Time	tco	-	2.6	-	3.5	ns
Output Enable to Data Valid	toe	-	2.6	-	3.5	ns
Clock High to Output Low-Z	tLZC	1.5	-	1.5	-	ns
Output Hold from Clock High	tон	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	2.6	-	3.0	ns
Clock High to Output High-Z	tHZC	-	2.6	-	3.0	ns
Clock High Pulse Width	tсн	1.7	-	2.2	-	ns
Clock Low Pulse Width	tcL	1.7	-	2.2	-	ns
Address Setup to Clock High	tas	1.2	-	1.5	-	ns
CKE Setup to Clock High	tces	1.2	-	1.5	-	ns
Data Setup to Clock High	tos	1.2	-	1.5	-	ns
Write Setup to Clock High (WE, BWx)	tws	1.2	-	1.5	-	ns
Address Advance Setup to Clock High	tadvs	1.2	-	1.5	-	ns
Chip Select Setup to Clock High	tcss	1.2	-	1.5	-	ns
Address Hold from Clock High	tah	0.3	-	0.5	-	ns
CKE Hold from Clock High	tceh	0.3	-	0.5	-	ns
Data Hold from Clock High	tрн	0.3	-	0.5	-	ns
Write Hold from Clock High (WE, BWx)	twн	0.3	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.3	-	0.5	-	ns
Chip Select Hold from Clock High	tcsn	0.3	-	0.5	-	ns
ZZ High to Power Down	tpds	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	cycle

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.



Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and CS is sampled low.

All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.

3. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low, Both cases must meet setup and hold times.

^{4.} To avoid bus contention, At a given voltage and temperature tuzc is more than thzc.

The specs as shown do not imply bus contention because tuzc is a Min. parameter that is worst case at totally different test conditions (0°C,2.625V) than thzc, which is a Max. parameter(worst case at 70°C,2.375V)

SLEEP MODE

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to IsB2. The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z


The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High, IsB2 is guaranteed after the time tzzi is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. similarly, when exiting SLEEP MODE during tpus, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

SLEEP MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	$ZZ \ge V$ IH	ISB2		170	mA
ZZ active to input ignored		tpds	2		cycle
ZZ inactive to input sampled		tpus	2		cycle
ZZ active to SLEEP current		tzzı		2	cycle
ZZ inactive to exit SLEEP current		trzzi	0		

SLEEP MODE WAVEFORM






IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	BYPASS	Bypass Register	4
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	BYPASS	Bypass Register	4
1	1	1	BYPASS	Bypass Register	4

NOTE:

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





Rev. 1.3 September 2008

SCAN INFORMATION (165 FBGA)

SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
2Mx36	3 bits	1 bits	32 bits	89 bits
4Mx18	3 bits	1 bits	32 bits	89 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
2Mx36	0000	01001 00100	XXXXXX	00001001110	1
4Mx18	0000	01010 00011	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER

BIT	PIN ID	BIT	PIN ID	
1	6N	40	8A	
2	7N	41	8B	
3	10N	42	7A	
4	11P	43	7B	
5	8P	44	6B	
6	8R	45	6A	
7	9R	46	5B	
8	9P	47	5A	
9	10P	48	4A	
10	10R	49	4B	
11	11R	50	3B	
12	11H	51	3A	
13	11N	52	2A	
14	11M	53	2B	
15	11L	54	2C	
16	11K	55	1B	
17	11J	56	1A	
18	10M	57	1C	
19	10L	58	1D	
20	10K	59	1E	
21	10J	60	1F	
22	9H	61	1G	
23	10H	62	2D	
24	11G	63	2E	
25	11F	64	2F	
26	11E	65	2G	
27	11D	66	1H	
28	10G	67	3H	
29	10F	68	1J	
30	10E	69	1K	
31	10D	70	1L	
32	11C	71	1M	
33	11A	72	2J	
34	11B	73	2K	
35	10A	74	2L	
36	10B	75	2M	
37	9A	76	1N	
38	9B	77	2N	
39	10C	78	1P	
Jä	100	70	IF	

BIT	PIN ID	BIT	PIN ID
79	1R		
80	2R		
81	3P		
82	3R		
83	2P		
84	4R		
85	4P		
86	5N		
87	6P		
88	6R		
89	Internal		

Note: 1. NC and Vss pins included in the scan exit order are read as "X" (i.e. don't care).



JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD	2.375	2.5	2.625	V	
Input High Level	VIH	1.7	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.7	V	
Output High Voltage	Voн	2.0	-	-	V	
Output Low Voltage	Vol	-	-	0.4	V	

 $\ensuremath{\textbf{NOTE}}$: The input level of SRAM pin is to follow the SRAM DC specification.


JTAG AC TEST CONDITIONS

Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	2.5/0	٧	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		VDDQ/2	V	


JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	tchcl	20	-	ns	
TCK Low Pulse Width	tclch	20	-	ns	
TMS Input Setup Time	tmvch	5	-	ns	
TMS Input Hold Time	tchmx	5	-	ns	
TDI Input Setup Time	tovch	5	-	ns	
TDI Input Hold Time	tchdx	5	-	ns	
SRAM Input Setup Time	tsvcн	5	-	ns	
SRAM Input Hold Time	tchsx	5	-	ns	
Clock Low to Output Valid	tclqv	0	10	ns	

JTAG TIMING DIAGRAM











Rev. 1.3 September 2008






Rev. 1.3 September 2008











Rev. 1.3 September 2008





Rev. 1.3 September 2008


PACKAGE DIMENSIONS





165 FBGA PACKAGE DIMENSIONS

15mm x 17mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
Α	17 ± 0.1	mm		E	1.0	mm	
В	15 ± 0.1	mm		F	14.0	mm	
С	1.3 ± 0.1	mm		G	10.0	mm	
D	0.35 ± 0.05	mm		Н	0.50 ± 0.05	mm	

