
								F	REVISI	ONS										
LTR					[	DESCR	RIPTION							ATE (	/R-MO-D	A)	APPROVED			
																-				
													I							
REV										1										
SHEET																				
REV																				
SHEET	15	16	17	18																
REV STATUS				REV																
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARED Inh V. N	BY Iguyen	l				DE					NTER D 432			US	
STANDARD MICROCIRCUIT			ı		CKED E	3Y Nguyen										cc.dla		,,,,		
DRA					ROVED mas M					MICI	ROCII	RCUI	T, DIC	SITAL	., AD\	/ANC	ED CI	MOS,	ОСТА	AL
THIS DRAWIN				DRAV	VING A	PPRO	VAL D	ATE								TER I				
AND AGEN	ICIES (	OF THE	Ξ			05-0	5-25										J J			
DEPARTMEN	ii OF L	νΕΓΕΝ	SE	REVI	SION L	EVEL				SI	ZE <b>\</b>		GE CC			59	962-	015	27	
AMS	SC N/A									SHEE					<u> </u>					
											-	1	OF	18						

DSCC FORM 2233 APR 97

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT273	Octal D-type flip-flop with master reset, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for MIL-STD-883 compliant,

non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	20	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-01527
	REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/	
Supply voltage range $(V_{CC})$ DC input voltage range $(V_{IN})$ DC output voltage range $(V_{OUT})$ DC input/output clamp current $(I_{IK}, I_{OK})$ DC output current (per pin) $(I_{OUT})$ DC $V_{CC}$ or GND current (per output pin) $(I_{CC}, I_{GND})$ Maximum power dissipation $(P_D)$ Storage temperature range $(T_{STG})$ Lead temperature (soldering, 10 seconds)  Thermal resistance, junction-to-case $(\theta_{JC})$ Junction temperature $(T_J)$	-0.5 V dc to V <sub>CC</sub> + 0.5 V dc -0.5 V dc to V <sub>CC</sub> + 0.5 V dc ±20 mA ±50 mA ±100 mA 500 mW -65°C to +150°C +260°C See MIL-STD-1835
1.4 Recommended operating conditions. 2/ 3/	
Supply voltage range ( $V_{CC}$ )	+0.0 V dc to V <sub>CC</sub> +0.0 V dc to V <sub>CC</sub> +2.0 V dc +0.8 V dc -24 mA +24 mA 8 ns/V
1.5 Radiation features.	
Total dose (dose rate = 50 – 300 rads (Si)/s)	

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 and figure 1 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 5.
  - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 4

- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBI

COLUMBUS, OHIO 43218-3990

SIZE A		5962-01527
	REVISION LEVEL	SHEET 5

		TABLE I. Elect	rical performance	e characte	ristics.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V		Device type and	V <sub>CC</sub>	Group A subgroups	Limits 4/		Unit
		unless otherwise		device class			Min	Max	
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under test, I <sub>IN</sub>	<sub>v</sub> = 1.0 mA	All Q, V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC-</sub>	For input under test, I <sub>IN</sub>	<sub>v</sub> = -1.0 mA	All Q, V	Open	1	-0.4	-1.5	V
High level output	V <sub>OH</sub>	For all inputs affecting	I <sub>OH</sub> = -50 μA	All	4.5 V	1, 2, 3	4.4		V
voltage 3006	<u>5</u> /	output under test, V <sub>IN</sub> = 2.0 V or 0.8 V		All	5.5 V		5.4		
		For all other inputs,	I <sub>OH</sub> = -24 mA	All	4.5 V	1	3.86		
		$V_{IN} = V_{CC}$ or GND		All		2, 3	3.70		
					5.5 V	1	4.86		]
						2, 3	4.70		
			I <sub>OH</sub> = -50 mA	All All	5.5 V	1, 2, 3	3.85		
Low level output	V <sub>OL</sub> <u>5</u> /	For all inputs affecting output under test, $V_{IN}$ = 2.0 V or 0.8 V	I <sub>OL</sub> = 50 μA	All	4.5 V	1, 2, 3		0.1	V
voltage 3007				All	5.5 V			0.1	
		For all other inputs,	I <sub>OL</sub> = 24 mA	All	4.5 V	1		0.36	
		$V_{IN} = V_{CC}$ or GND		All		2, 3		0.50	
					5.5 V	1		0.36	
						2, 3		0.50	
			I <sub>OL</sub> = 50 mA	All All	5.5 V	1, 2, 3	_	1.65	
Input leakage	I <sub>IH</sub>	For input under test, V	IN = V <sub>CC</sub>	All	5.5 V	1		0.1	μΑ
current high 3010		For all other inputs, $V_{IN} = V_{CC}$ or GND		All		2, 3		1.0	
Input leakage	I <sub>IL</sub>	For input under test, V For all other inputs,	<sub>IN</sub> = GND	All All	5.5 V	1		-0.1	μΑ
current low 3009		$V_{IN} = V_{CC}$ or GND		All		2, 3		-1.0	
Quiescent supply	I <sub>CCH</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		All	5.5 V	1		4.0	μΑ
current, output high		I <sub>OUT</sub> = 0.0 A		All		2, 3		80.0	
3005			M, D, P, L, R, F <u>6</u> /	01 Q, V	5.5 V	1		50.0	
Quiescent supply	I <sub>CCL</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		All	5.5 V	1		4.0	μА
current, output low		$I_{OUT} = 0.0 A$		All		2, 3		80.0	
3005			M, D, P, L, R, F <u>6</u> /	01 Q, V	5.5 V	1		50.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 6

		TABLE I. Electrical performance char	acteristics	- Continu	ued.			
Test and MIL-STD-883 test method 1/	$ \begin{array}{c c} \text{Symbol} & \text{Test conditions } \underline{2}/&\underline{3}/\\ & -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}\\ & +4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq +5.5 \text{ V}\\ & \text{unless otherwise specified} \\ \end{array} $		Device type and device	V <sub>CC</sub>	Group A subgroups	Limits <u>4</u> / Min Max		Unit
		uniess otherwise specified	class					
Quiescent supply current delta, TTL input levels 3005	Δl <sub>CC</sub> <u>7</u> /	For input under test, $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	1, 2, 3		1.6	mA
Input capacitance 3012	C <sub>IN</sub>	T <sub>C</sub> = 25°C See 4.4.1c	All All	GND	4		10	pF
Power dissipation capacitance	C <sub>PD</sub> <u>8</u> /	T <sub>C</sub> = 25°C See 4.4.1c	All All	5.0 V	4		55	pF
Low level ground bounce noise	V <sub>GBL</sub> <u>9</u> /	$V_{LD}$ = 2.5 V $I_{OL}$ = 24 mA See figure 5	All Q, V	4.5 V	4		2000	mV
High level ground bounce noise	V <sub>GBH</sub> <u>9</u> /	$V_{LD}$ = 2.5 V $I_{OH}$ = -24 mA See figure 5	All Q, V	4.5 V	4		2000	mV
Functional tests		4.5 V	7, 8	L	Н			
3014		Verify output V <sub>OUT</sub> See 4.4.1b	All	5.5 V	7, 8	L	Н	
Propagation delay	t <sub>PHL1</sub> ,	C <sub>L</sub> = 50 pF minimum	All	4.5 V	9	1.0	9.0	ns
time, CP to Qn 3003	t <sub>PLH1</sub>	$R_L = 500\Omega$ See figure 6	All		10, 11	1.0	10.0	
Propagation delay	t <sub>PHL2</sub>		All All	4.5 V	9	1.0	9.5	ns
time, MR to Qn 3003	<u>11</u> /		All		10, 11	1.0	11.0	
Maximum clock	f <sub>MAX</sub>		All	4.5 V	9	95		MHz
frequency	<u>12</u> /		All		10, 11	85		
Setup time, high or low, Dn to CP	t <sub>s</sub> <u>12</u> /		All All	4.5 V	9, 10, 11	5.0		ns
Hold time, high or low, Dn to CP	t <sub>h</sub> 12/		All All	4.5 V	9, 10, 11	2.0		ns
CP pulse width, high or low	t <sub>w1</sub> 12/		All All	4.5 V	9, 10, 11	5.0		ns
MR pulse width, low	t <sub>w2</sub> 12/		All All	4.5 V	9, 10, 11	5.0		ns
Recovery time, MR to CP	t <sub>rec</sub> 12/		All All	4.5 V	9, 10, 11	4.0		ns

<sup>1/</sup> For tests not listed in the referenced MIL-STD-883, [e.g. V<sub>GBL</sub>, V<sub>GBH</sub>], utilize the general test procedure under the conditions listed herein.

Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all  $I_{CC}$  and  $\Delta I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 7

## TABLE I. Electrical performance characteristics - Continued.

- 3/ RHA parts for device type 01 meet all levels M, D, P, L, R, and F of irradiation. However, these parts are only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = 25°C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V<sub>CC</sub> ≤ 5.5 V.
- 5/ The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC}$  = 4.5 V. The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for  $V_{CC}$  = 5.5 V. Limits shown apply to operation at  $V_{CC}$  = 5.0 V  $\pm$ 0.5 V. Transmission driving tests are performed at  $V_{CC}$  = 5.5 V with a 2 ms duration maximum. This test may be performed using  $V_{IN}$  =  $V_{CC}$  or GND. When  $V_{IN}$  =  $V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN}$  = 2.0 V and 0.8 V.
- 6/ The maximum limit for this parameter at 100 krads (Si) is 4 μA.
- 7/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC} 2.1 \text{ V}$  (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times  $\Delta I_{CC}$  maximum limit; and the preferred method and limits are guaranteed.
- 8/ Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and dynamic current consumption (I<sub>S</sub>). Where:


 $\begin{aligned} P_{D} &= (C_{PD} + C_{L}) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC}) \\ I_{S} &= (C_{PD} + C_{L}) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC}) \end{aligned}$ 


For both  $P_D$  and  $I_S$ , n is number of device inputs at TTL levels; f is the frequency of the input signal; d is duty cycle of the input signal; and  $C_L$  is the external output load capacitance.

- 9/ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I<sub>OL</sub> maximum and I<sub>OH</sub> maximum = i.e., ±24 mA) and 50 pF of load capacitance (see figure 5). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse (t<sub>r</sub> = t<sub>f</sub> = 3.5 ±1.5 ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 MΩ impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 5). The device inputs are then conditioned such that the output under test is at a high nominal V<sub>OH</sub> level. The high level ground bounce measurement is then measured from nominal V<sub>OH</sub> level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For outputs, H ≥ 2.5 V, L < 2.5 V.</p>
- $\underline{11}$ / AC limits at V<sub>CC</sub> = 5.5 V are equal to the limits at V<sub>CC</sub> = 4.5 V and guaranteed by testing at V<sub>CC</sub> = 4.5 V. Minimum AC limits for V<sub>CC</sub> = 5.5 V are 1.0 ns and guaranteed by guardbanding the V<sub>CC</sub> = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.
- 12/ This test is guaranteed by design but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 8







	Dimensions					
Symbol	Inc	hes	Millimeters			
	Min	Max	Min	Max		
Α	.045	.085	1.14	2.16		
b	.015	.019	0.38	0.48		
С	.003	.006	0.076	0.152		
D	.505	.515	12.83	13.08		
Е	.275	.285	6.99	7.24		
е	.045	.055	1.14	1.40		
L	.250	.370	6.35	9.39		
Q	.010		0.25			
N	2	0	2	0		

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 9

Device type	01
Case outline	X
Terminal number	Terminal symbol
1	MR
2	Q0
3	D0
4	D1
5	Q1
6	Q2
7	D2
8	D3
9	Q3
10	GND
11	СР
12	Q4
13	D4
14	D5
15	Q5
16	Q6
17	D6
18	D7
19	Q7
20	$V_{CC}$

Terminal description					
Terminal symbol	Description				
Dn (n = 0 to 7)	Data inputs				
Qn (n = 0 to 7) Data outputs					
MR	Master reset input (active low)				
СР	Clock input				

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 10

	Inputs		Outputs	Operating
MR	CP	Dn Qn		mode
L	Х	Х	L	Reset (Clear)
Н	<b>↑</b>	Н	Н	Load '1'
Н	<b>↑</b>	L	L	Load '0'

H = High voltage level L = Low voltage level X = Immaterial

Z = High impedance

↑ = Low-to-high clock transition

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 11



NOTE: Resistor and capacitor tolerances =  $\pm 10\%$ .

FIGURE 5. Ground bounce waveforms and test circuit.

STANDARD	SIZE		E002 04E27
MICROCIRCUIT DRAWING	Α		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 12








FIGURE 6. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 13





## NOTES:

- 1.  $C_L$  = 50 pF minimum or equivalent (includes test jig and probe capacitance).
- 2.  $R_T$  = 50 $\Omega$  or equivalent,  $R_L$  = 500 $\Omega$  or equivalent.
- 3. Input signal from pulse generator:  $V_{IN}$  = 0.0 V to 3.0 V; PRR  $\leq$  10 MHz;  $t_r \leq$  3.0 ns;  $t_f \leq$  3.0 ns;  $t_r$  and  $t_f$  shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 6. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 14

#### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 15

# TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10 , 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1.

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Delta limits
Quiescent supply current	I <sub>CCH</sub> , I <sub>CCL</sub>	±300 nA
Supply current delta	$\Delta I_{CC}$	±0.4 mA
Input current low level	I <sub>IL</sub>	±20 nA
Input current high level	I <sub>IH</sub>	±20 nA
Output voltage low level (V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 24 mA)	V <sub>OL</sub>	±0.04 V
Output voltage high level (V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -24 mA)	V <sub>OH</sub>	±0.20 V

<sup>1/</sup> These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 16

<sup>2/</sup> PDA applies to subgroups 1, 7, and deltas.

<sup>3/</sup> Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

## 4.4.1 Group A inspection

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c.  $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.
- d. Ground bounce tests are required for device classes Q and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. For ground bounce tests, test all applicable pins on five devices with zero failures.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$ °C, after exposure, to the subgroups specified in table II herein.
  - c. RHA tests for device classes M, Q, and V for levels M, D, P, L, and R shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
  - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 17

- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
  - a. Inputs tested high,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 5.0 V dc +10%,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
  - b. Inputs tested low,  $V_{CC}$  = 5.5 V dc ±5%,  $V_{IN}$  = 0.0 V,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
- 4.4.4.1.1 Accelerated aging test. Accelerated aging test shall be performed on classes M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at  $25^{\circ}$ C  $\pm 5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 18

# STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 05-05-25

Approved sources of supply for SMD 5962-01527 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0152701QXA	F8859	54ACT273K02Q
5962-0152701QXC	F8859	54ACT273K01Q
5962-0152701VXA	F8859	54ACT273K02V
5962-0152701VXC	F8859	54ACT273K01V
5962F0152701QXA	F8859	RHFACT273K02Q
5962F0152701QXC	F8859	RHFACT273K01Q
5962F0152701VXA	F8859	RHFACT273K02V
5962F0152701VXC	F8859	RHFACT273K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

F8859 ST Microelectronics 3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.