Linear Regulator, Low Dropout, Very Low I_q

The NCV8664 is a precision 3.3 V and 5.0 V fixed output, low dropout integrated voltage regulator with an output current capability of 150 mA. Careful management of light load current consumption, combined with a low leakage process, achieve a typical quiescent current of 22 μ A.

NCV8664 is pin and functionally compatible with NCV4264 and NCV4264–2, and it could replace these parts when very low quiescent current is required.

The output voltage is accurate within $\pm 2.0\%$, and maximum dropout voltage is 600 mV at full rated load current.

It is internally protected against input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features.


Features

- 3.3 V, 5.0 V Fixed Output
- ±2.0% Output Accuracy, Over Full Temperature Range
- 30 μ A Maximum Quiescent Current at I_{OUT} = 100 μ A
- 600 mV Maximum Dropout Voltage at 150 mA Load Current
- Wide Input Voltage Operating Range of 4.5 V to 45 V
- Internal Fault Protection
 - → -42 V Reverse Voltage
 - Short Circuit/Overcurrent
 - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- EMC Compliant
- These are Pb–Free Devices



ON Semiconductor®

www.onsemi.com



PIN CONNECTIONS

(SOT-2	223/DPAK)	(SOIC-8 Fused)			
PIN	FUNCTION	PIN	FUNCTION		
1	V _{IN}	1	NC		
2,TAB	GND	2,	V _{IN}		
3	V _{OUT}	3	GND		
		4.	V _{OUT}		
		5–8.	NC		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.					
DPAK/SOT-223	SOIC-8	Symbol	Function		
1	2	V _{IN}	Unregulated input voltage; 4.5 V to 45 V.		
2	3	GND	Ground; substrate.		
3	4	V _{OUT}	Regulated output voltage; collector of the internal PNP pass transistor.		
TAB	-	GND	Ground; substrate and best thermal connection to the die.		
-	1, 5–8	NC	No Connection.		

OPERATING RANGE

Pin Symbol, Parameter	Symbol	Min	Max	Unit
V _{IN} , DC Input Operating Voltage	V _{IN}	4.5	+45	V
Junction Temperature Operating Range	TJ	-40	+150	°C

MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
V _{IN} , DC Voltage	V _{IN}	-42	+45	V
V _{OUT} , DC Voltage	V _{OUT}	-0.3	+18	V
Storage Temperature	T _{stg}	-55	+150	°C
ESD Capability, Human Body Model (Note 1)	V _{ESDHB}	4000	-	V
ESD Capability, Machine Model (Note 1)	V _{ESDMIM}	200	-	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. This device series incorporates ESD protection and is tested by the following methods: ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A 114C) ESD MM tested per AEC-Q100-003 (EIA/JESD22-A 115C)

THERMAL RESISTANCE

Parameter		Symbol	Condition	Min	Мах	Unit
Junction-to-Ambient	DPAK SOT-223 SOIC-8 Fused	$R_{ hetaJA}$			101 (Note 2) 99 (Note 2) 145	°C/W
Junction-to-Case	DPAK SOT-223 SOIC-8 Fused	$R_{ extsf{ heta}JC}$			9.0 17 -	°C/W

2. 1 oz., 100 mm² copper area.

LEAD SOLDERING TEMPERATURE AND MSL

Rating		Symbol	Min	Max	Unit
Lead Temperature Soldering		T _{sld}			°C
Reflow (SMD Styles Only), Lead Free (Note 3)			-	265 pk	
Moisture Sensitivity Level	SOT223	MSL	3	-	-
	DPAK		2	-	
	SOIC-8 Fused		1	-	

3. Lead Free, 60 sec - 150 sec above 217°C, 40 sec max at peak.

ELECTRICAL CHARACTERISTICS (V_{IN} = 13.5 V, Tj = -40° C to +150°C, unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage 5.0 V Version	V _{OUT}	0.1 mA \leq I _{OUT} \leq 150 mA (Note 4) 6.0 V \leq V _{IN} \leq 28 V	4.900	5.000	5.100	V
Output Voltage 5.0 V Version	V _{OUT}	$\begin{array}{l} 0 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA} \\ 5.5 \text{ V} \leq \text{V}_{IN} \leq 28 \text{ V} \\ -40^\circ\text{C} \leq \text{ T}_J \leq 125^\circ\text{C} \end{array}$	4.900	5.000	5.100	V
Output Voltage 3.3 V Version	V _{OUT}	0.1 mA \leq I _{OUT} \leq 150 mA (Note 4) 4.5 V \leq V _{IN} \leq 28 V	3.234	3.300	3.366	V
Line Regulation 5.0 V Version	ΔV _{OUT} vs. V _{IN}	I_{OUT} = 5.0 mA 6.0 V \leq V _{IN} \leq 28 V	-25	5.0	+25	mV
Line Regulation 3.3 V Version	ΔV_{OUT} vs. V_{IN}	I_{OUT} = 5.0 mA 4.5 V \leq V _{IN} \leq 28 V	-25	5.0	+25	mV
Load Regulation	ΔV_{OUT} vs. I _{OUT}	$1.0 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$ (Note 4)	-35	5.0	+35	mV
Dropout Voltage 5.0 V Version	V _{IN} -V _{OUT}	I _Q = 100 mA (Notes 4 & 5) I _Q = 150 mA (Notes 4 & 5)	-	265 315	500 600	mV
Dropout Voltage 3.3 V Version	V _{IN} -V _{OUT}	I _Q = 100 mA (Notes 4 & 7) I _Q = 150 mA (Notes 4 & 7)			1.266 1.266	V
Quiescent Current	Iq	I _{OUT} = 100 μA T _J = 25°C T _J = -40°C to +85°C		21 22	29 30	μΑ
Active Ground Current	I _{G(ON)}	I _{OUT} = 50 mA (Note 4) I _{OUT} = 150 mA (Note 4)	-	1.3 8.0	3 15	mA
Power Supply Rejection	PSRR	$V_{RIPPLE} = 0.5 V_{P-P}$, F = 100 Hz	-	67	-	dB
Output Capacitor for Stability 5.0 V Version	C _{OUT} ESR	I _{OUT} = 0.1 mA to 150 mA (Note 4)	10 -		_ 9.0	μF Ω
Output Capacitor for Stability 3.3 V Version	C _{OUT} ESR	I _{OUT} = 0.1 mA to 150 mA (Note 4)	22 -		- 18	μF Ω


PROTECTION

Current Limit	I _{OUT(LIM)}	V_{OUT} = 4.5 V (5.0 V Version) (Note 4) V_{OUT} = 3.0 V (3.3 V Version) (Note 4)	150 150	-	500 500	mA
Short Circuit Current Limit	I _{OUT(SC)}	V _{OUT} = 0 V (Note 4)	100	-	500	mA
Thermal Shutdown Threshold	T _{TSD}	(Note 6)	150	-	200	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


4. Use pulse loading to limit power dissipation.

5. Dropout voltage = $(V_{IN} - V_{OUT})$, measured when the output voltage has dropped 100 mV relative to the nominal value obtained with V_{IN} = 13.5 V. 6. Not tested in production. Limits are guaranteed by design. 7. $V_{DO} = V_{IN} - V_{OUT}$. For output voltage set to < 4.5 V, V_{DO} will be constrained by the minimum input voltage.






Typical Curves




5.0 V Version

5.0 V Version


Typical Curves







Typical Curves



Circuit Description

The NCV8664 is a precision trimmed 3.3 V and 5.0 V fixed output regulator. Careful management of light load consumption combined with a low leakage process results in a typical quiescent current of 22 μ A. The device has current capability of 150 mA, with 600 mV of dropout voltage at full rated load current. The regulation is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference. The regulator is protected by both current limit and short circuit protection. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_{out}) and drives the base of a PNP series pass transistor by a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Over saturation of the output power device is prevented, and quiescent current in the ground pin is minimized. The NCV8664 is equipped with foldback current protection. This protection is designed to reduce the current limit during an overcurrent situation.

Regulator Stability Considerations

The input capacitor C_{IN} in Figure 2 is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1 Ω in series with C_{IN}. The output or compensation capacitor, C_{OUT} helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however, attention must be paid to ESR constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures $(-25^{\circ}C \text{ to } -40^{\circ}C)$, both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor C_{OUT} shown in Figure 2 should work for most applications; however, it is not necessarily the optimized solution. Stability is guaranteed at values $C_{OUT} \ge 10 \,\mu\text{F}$ and ESR \leq 9 Ω for 5.0 V version, and C_{OUT} \geq 22 μ F and ESR \leq 18 Ω for 3.3 V version, within the operating temperature range. Actual limits are shown in a graph in the Typical Performance Characteristics section.

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 3) is:

$$\begin{array}{l} \mathsf{P}\mathsf{D}(\mathsf{max}) \ = \ [\mathsf{V}\mathsf{IN}(\mathsf{max}) \ - \ \mathsf{V}\mathsf{OUT}(\mathsf{min})] \ \cdot \\ \mathsf{IQ}(\mathsf{max}) \ + \ \mathsf{V}\mathsf{I}(\mathsf{max}) \ \cdot \ \mathsf{Iq} \end{array} \tag{eq. 1}$$

Where:

V_{IN(max)} is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{Q(max)}$ is the maximum output current for the application, and I_q is the quiescent current the regulator consumes at $I_{Q(max)}$.

Once the value of $P_{D(Max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$P_{\theta JA} = \frac{150^{\circ}C - T_A}{P_D} \qquad (\text{eq. 2})$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation 2 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required. The current flow and voltages are shown in the Measurement Circuit Diagram.

Heat Sinks

For proper heat sinking of the SOIC-8 Lead device, connect pins 5 - 8 to the heat sink.

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA \qquad (eq. 3)$$

Where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heat sink thermal resistance, and

 $R_{\theta SA}$ = the heat sink-to-ambient thermal resistance.

 $R_{\theta JA}$ appears in the package section of the data sheet.

Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heat sink and the interface between them. These values appear in data sheets of heat sink manufacturers. Thermal, mounting, and heat sinking are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor Website.


EMC-Characteristics: Conducted Susceptibility

All EMC-Characteristics are based on limited samples and not part of production testing, according to 47A/658/CD IEC62132-4 (Direct Power Injection)

Test Conditions

 $\begin{array}{ll} \mbox{Supply Voltage} & V_{IN} = 12 \ V \\ \mbox{Temperature} & T_A = 23^\circ \mbox{C} \pm 5^\circ \mbox{C} \\ \mbox{Load} & R_L = 35 \ \Omega \end{array}$

Direct Power Injection: 33 dBm forward power CW **Acceptance Criteria:** Amplitude Dev. max 2% of Output Voltage








Figure 26. Typical V_{IN}-pin Susceptibility





Figure 27. Typical V_{OUT} -pin Susceptibility








Figure 29. Single-Pulse Heating Curves


ORDERING INFORMATION

Device*	Marking	Package	Shipping [†]
NCV8664D50R2G	V6645	SOIC-8 Fused (Pb-Free)	2500 / Tape & Reel
NCV8664D50G	V6645	SOIC-8 Fused (Pb-Free)	98 Units / Rail
NCV8664DT50RKG	V66450G	DPAK (Pb–Free)	2500 / Tape & Reel
NCV8664DT33RKG	V66433G	DPAK (Pb–Free)	2500 / Tape & Reel
NCV8664ST50T3G	V6645	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8664ST33T3G	V6643	SOT-223 (Pb-Free)	4000 / Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.


ONSEM¹.



DOCUMENT NUMBER:	98AON10527D	7D Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1			
onsemi and ONSEM) are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

onsemi and OTISCITIL are trademarks or Semiconductor Components industries, LLC doa onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
the right to make changes without furth purpose, nor does onsemi assume an	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular		

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8 EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. CATHODE 6 8. STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: N-SOURCE PIN 1. 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: DRAIN, DIE #1 PIN 1. DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. 5. GATE, #2 SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3 ANODE 1 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 З. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. S SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. COLLECTOR/ANODE 8. STYLE 28: 11. SW_TO_GND 2. DASIC OFF PIN 1. DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	BASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2				
onsemi and ONSEMI, are tradema	onsemi and ONSEMI, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

SOURCE 1/DRAIN 2

7.

8. GATE 1

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **Onsemi** does not convey any license under its patent rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥