# K6F1616T6B Family

# **Document Title**

### 1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

# **Revision History**

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	May 21, 2003	Preliminary
0.1	Revised - Changed Isb1(max.) from 25uA to 15uA	June 17, 2003	Preliminary
1.0	Finalized - Added Package Type '48-TBGA - 7.00x7.00'	August 13, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# 1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

#### FEATURES

- Process Technology: Full CMOS
- Organization: 1M x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 48-TSOP1-1220F, 48-TBGA 7.00x7.00

# **PRODUCT FAMILY**

#### **GENERAL DESCRIPTION**


The K6F1616T6B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges. The families also support low data retention voltage for battery back-up operation with low data retention current.

				Power Di	ssipation	
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type
K6F1616T6B-F	Industrial(-40~85°C)	2.7~3.6V	55 <sup>1)</sup> /70ns	5μA²)	5mA	48-TSOP1-1220F 48-TBGA - 7.00x7.00

1. The parameter is measured with 30pF test load.


2. Typical value is measured at Vcc=3.3V, TA=25°C and not 100% tested.

# **PIN DESCRIPTION**



48-TBGA: Top View (Ball Down)

### FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



#### **PRODUCT LIST**

Industrial Temperature Products(-40~85°C)					
Function					
48-TSOP1-1220F, 55ns, 3.0V/3.3V					
48-TSOP1-1220F, 70ns, 3.0V/3.3V					
48-TBGA, 55ns, 3.0V/3.3V					
48-TBGA, 70ns, 3.0V/3.3V					

## **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	LB	UB	<b>I/O</b> 1~8	<b>I/O</b> 9~16	Mode	Power
Н	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby				
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	Н	н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	н	Н	Н	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

### ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V(Max. 4.2V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 4.2	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## **RECOMMENDED DC OPERATING CONDITIONS<sup>1</sup>)**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.2 <sup>2)</sup>	V
Input low voltage	VIL	-0.2 <sup>3)</sup>	-	0.6	V

Note: 1. T<sub>A</sub>=-40 to 85°C, otherwise specified

2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.

Undershoot: -2.0V in case of pulse width ≤20ns.
Overshoot and Undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

# DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions			Typ <sup>1)</sup>	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc	-1	-	1	μA	
Output leakage current	Ilo	$\overline{CS}_{1}$ =ViH or CS <sub>2</sub> =ViL or $\overline{OE}$ =ViH or $\overline{WE}$ =ViL or $\overline{LB}$ = $\overline{U}$ Vio=Vss to Vcc	-1	-	1	μΑ	
A	ICC1	Cycle time=1µs, 100%duty, lio=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS₂≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V		-	-	5	mA
Average operating current	ICC2	Cycle time=Min, lio=0mA, 100% duty, CS1=ViL, 70   CS2=ViH, LB=ViL or/and UB=ViL, ViN=ViL or ViH 53		-	-	25	mA
	1002			-	-	30	
Output low voltage	Vol	IOL = 2.1mA	IOL = 2.1mA			0.4	V
Output high voltage	Vон	Іон = -1.0mA	2.4	-	-	V	
Standby Current (CMOS)	ISB1	Other input =0~Vcc 1) $\overline{CS}_{1} \ge Vcc-0.2V$ , $\overline{CS}_{2} \ge Vcc-0.2V(\overline{CS}_{1} \text{ controlled})$ or 2) $0V \le CS_{2} \le 0.2V(CS_{2} \text{ controlled})$			5.0	15	μΑ


1. Typical values are measured at Vcc=3.3V, Ta=25°C and not 100% tested.



# K6F1616T6B Family

# AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.2V to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



2. R1=3070Ω, R2=3150Ω

3. VTM = 2.8V

# AC CHARACTERISTICS (Vcc=2.7~3.6V, TA=-40 to 85°C)

Parameter List							
		Symbol	55	ōns	70	ns	Units
			Min	Max	Min	Max	
	Read cycle time	tRC	55	-	70	-	ns
	Address access time	tAA	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	LB, UB valid to data output	tвА	-	55	-	70	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
Reau	Output enable to low-Z output	toLz	5	-	5	-	ns
	LB, UB enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tон	10	-	10	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	OE disable to high-Z output	tohz	0	20	0	25	ns
	UB, LB disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
	Write pulse width	twp	40	-	50	-	ns
Write	Write recovery time	twR	0	-	0	-	ns
	Write to output high-Z	twнz	0	20	0	20	ns
	Data to write time overlap	tDW	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tBW	45	-	60	-	ns

# DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR	<u>CS</u> 1≥Vcc-0.2V <sup>1)</sup> , VIN≥0V	1.5	-	3.6	V
Data retention current	IDR	Vcc=1.5V, CS1≥Vcc-0.2V <sup>1)</sup> , VIN≥0V	-	1.0 <sup>2)</sup>	10	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	tRDR		tRC	-	-	115

1. 1)  $\overline{CS}_1 \ge Vcc-0.2V$ ,  $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$  or


2) 0≤CS₂≤0.2V(CS₂ controlled)

2. Typical value are measured at TA=25°C and not 100% tested.




#### TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



#### NOTES (WRITE CYCLE)


1. <u>A</u> write occurs during the overlap(twp) of low  $\overline{CS1}$  and low  $\overline{WE}$ . <u>A</u> write begins when  $\overline{CS1}$  goes low and  $\overline{WE}$  goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS1}$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.

2. tcw is measured from the  $\overline{CS}$ 1 going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe is applied in case a write ends with CS1 or WE going high.


## DATA RETENTION WAVEFORM



SAMSUNG

# PACKAGE DIMENSIONS

#### 48-PIN LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)





Downloaded from Arrow.com.


# K6F1616T6B Family

# **CMOS SRAM**

Unit: millimeters

#### PACKAGE DIMENSION

48 BALL TAPE BALL GRID ARRAY(0.75mm ball pitch)



5. Y is coplanarity: 0.1(Max)



Е

E1

E2

Υ

0.80

-

0.30

-

0.90

0.55

0.35

-

1.00

-

0.40

0.1