128Mbit SDRAM

2M x 16Bit x 4 Banks Synchronous DRAM LVTTL

> Rev. 0.1 Sept. 2001

* Samsung Electronics reserves the right to change products or specification without notice.



K4S281632D

CMOS SDRAM

Revision History

Revision 0.0 (Mar. 06, 2001)

Revision 0.1 (Sep. 06, 2001)

- Redefined IDD1 & IDD4 in DC Characteristics
- Changed the Notes in Operating AC Parameter.
- < Before >
 - 5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported . SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
- < After >
 - 5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



2M x 16Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

GENERAL DESCRIPTION

The K4S281632D is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package				
K4S281632D-TC/L55	183MHz(CL=3)						
K4S281632D-TC/L60	166MHz(CL=3)		54 TSOP(II)				
K4S281632D-TC/L7C	133MHz(CL=2)	LVTTL					
K4S281632D-TC/L75	133MHz(CL=3)						
K4S281632D-TC/L1H	100MHz(CL=2)						
K4S281632D-TC/L1L	100MHz(CL=3)						



* Samsung Electronics reserves the right to change products or specification without notice.



Rev. 0.1 Sept. 2001

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top view)

• /			
DQ3 0 DQ4 0 DQ5 0 DQ5 0 DQ6 0 VSSQ 0 DQ7 0 VD0 0 LDQM 0 CAS 0 BA1 0 BA1 0 BA1 0 BA1 0 A1 0 A1 0 A2 0	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	54 VSS 53 DQ15 52 VSSQ 51 DQ14 50 DQ13 49 VDDQ 48 DQ12 47 DQ11 46 VSSQ 45 DQ10 44 DQ9 43 VDDQ 43 VDDQ 42 DQ8 41 VSS 40 N.C/RFU 39 UDQM 38 CLK 37 CKE 36 N.C 35 A11 34 A9 33 A8 32 A7 31 A6 30 A5 29 A4 28 VSS	54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ 0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
Vdd/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
Vddq/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



Rev. 0.1 Sept. 2001

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to $70^{\circ}C$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	4
Input logic high voltage	Vін	2.0	3.0	Vdd+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	lu I	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. The VDD condition of K4S281632D-60 is 3.135V~3.6V.

$\label{eq:capacity} \textbf{CAPACITANCE} \quad (\text{VDD} = 3.3\text{V}, \, \text{TA} = 23^{\circ}\text{C}, \, f = 1\text{MHz}, \, \text{VREF} = 1.4\text{V} \pm 200 \, \text{mV})$

Pin	Symbol	Min	Max	Unit	Note
Clock	Ссік	2.5	4.0	pF	1
$\overline{RAS}, \overline{CAS}, \overline{WE}, \overline{CS}, CKE, DQM$	CIN	2.5	5.0	pF	2
Address	CADD	2.5	5.0	pF	2
DQ0 ~ DQ15	Соит	4.0	6.5	pF	3

Notes: 1. -75/7C specify a maximum value of 3.5pF

2. -75/7C specify a maximum value of 3.8pF

3. -75/7C specify a maximum value of 6.0pF



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)

Parameter	Symbol	Test Condition				Vers	ion			Unit	Note
Farameter	Symbol				-60	-7C	-75	-1H	-1L	Unit	Note
Operating current (One bank active)	ICC1	Burst length = 1 trc \ge trc(min) lo = 0 mA	130	130	110	100	100	100	mA	1	
Precharge standby cur-	ICC2P	CKE ≤ VIL(max), tcc = 10ns			•	2				mA	
rent in power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tCC = ∞				2				ШA	
Precharge standby cur-ICC2N $CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc = 10ns$ Input signals are changed one time during 20ns						20)			mA	
rent in non power-down mode	ICC2NS	$CKE \ge VIH(min), CLK \le VIL(max), tcc$ Input signals are stable	10				mA				
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns	5					mA			
power-down mode	ICC3PS	CKE & CLK ≤ VIL(max), tcc = ∞		5					mA		
Active standby current in non power-down mode	ІссзN	CKE ≥ VIH(min), \overline{CS} ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns			30					mA	
(One bank active)	ICC3NS	$CKE \ge VIH(min), CLK \le VIL(max), tcc$ Input signals are stable	25					mA			
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccD = 2CLKs			150	140	140	130	130	mA	1
Refresh current	ICC5	tRC≥ tRC(min)			220	220	200	190	190	mA	2
Self refresh current	loce	CKE < 0.2V	С	2				mA	3		
	1000	ICC6 $CKE \le 0.2V$				80	0			uA	4

Notes: 1. Measured with outputs open.


2. Refresh period is 64ms.


- 3. K4S281632D-TC**
- 4. K4S281632D-TL**
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	





(Fig. 1) DC output load circuit

Notes: 1. The DC/AC Test Output Load of K4S281632D-60/55 is 30pF.

2. The VDD condition of K4S281632D-60/55 is 3.135V~3.6V.

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol			Vers	sion			Unit	Note
r arameter		Symbol	- 55	- 60	- 7C	- 75	- 1H	-1L	Unit	Note
Row active to row active de	lay	tRRD(min)	11	12	15	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	16.5	18	15	20	20	20	ns	1
Row precharge time		tRP(min)	16.5	18	15	20	20	20	ns	1
Row active time		tRAS(min)	38.5	42	45	45	50	50	ns	1
Row active time		tRAS(max)	100							
Row cycle time	Row cycle time		55	60	60	65	70	70	ns	1
Last data in to row precharg	le	tRDL(min)	2							2,5
Last data in to Active delay		tDAL(min)	2 CLK + tRP							5
Last data in to new col. add	ress delay	tCDL(min)	1							2
Last data in to burst stop		tBDL(min)				l			CLK	2
Col. address to col. address delay to		tccd(min)	1						CLK	3
Number of valid output CA		tency=3	2							4
data	CAS la	tency=2	- 1						ea	4

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time

- and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



K4S281632D

CMOS SDRAM

Par	Parameter		- {	- 55		- 60		- 7C		- 75		IH	- 1L		Unit	Note
Faid	ameter	Symbol	Min	Max	Min	Мах	Min	Max	Min	Мах	Min	Мах	Min	Max	onit	Note
CLK cycle	CAS latency=3	tcc	5.5	1000	6	1000	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
time	CAS latency=2	100	I	1000	-	1000	7.5	1000	10	1000	10	1000	12	1000	13	1
CLK to valid	CAS latency=3	teac	-	5		5		5.4		5.4		6		6	ns	1,2
output delay	CAS latency=2	tSAC	I	-		-		5.4		6		6		7	115	1,2
Output data	CAS latency=3	tон	2		2.5		3		3		3		3		ns	2
hold time	CAS latency=2	ЮП	-		-		3		3		3		3	115	2	
CLK high pulse	width	tсн	2		2.5		2.5		2.5		3		3		ns	3
CLK low pulse	width	tCL	2		2.5		2.5		2.5		3		3		ns	3
Input setup time	е	tss	1.5		1.5		1.5		1.5		2		2		ns	3
Input hold time		tsн	1		1		0.8		0.8		1		1		ns	3
CLK to output i	n Low-Z	tsLz	1		1		1		1		1		1		ns	2
CLK to output CAS latency=3	CAS latency=3	tsHz		5		5		5.4		5.4		6		6	ns	
in Hi-Z	CAS latency=2	1382		-		-		5.4		6		6		7	115	

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Notes: 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition Min Ty		Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.

3. Measured into 50pF only, use these values to characterize to.


4. All measurements done with respect to Vss.



IBIS SPECIFICATION

Іон Characteristics (Pull-up)


	100MHz	100MHz	66MHz
Voltage	133MHz	133MHz	Min
	Min	Max	
(V)	I (mA)	I (mA)	I (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0



	100MHz	100MHz	66MHz		
Voltage	133MHz	133MHz	Min		
	Min	Max			
(V)	I (mA)	I (mA)	I (mA)		
0.0	0.0	0.0	0.0		
0.4	27.5	70.2	17.7		
0.65	41.8	107.5	26.9		
0.85	51.6	133.8	33.3		
1.0	58.0	151.2	37.6		
1.4	70.7	187.7	46.6		
1.5	72.9	194.4	48.0		
1.65	75.4	202.5	49.5		
1.8	77.0	208.6	50.7		
1.95	77.6	212.0	51.5		
3.0	80.3	219.6	54.2		
3.45	81.4	222.6	54.9		

IOL Characteristics (Pull-down)

66MHz and 100MHz/133MHz Pull-down







Rev. 0.1 Sept. 2001


VDD Clamp @ CLK, CKE, CS, DQM & DQ

Vdd (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31



CLK, CKE, CS, DQM	& DQ
I (mA)	
-57.23	
-45.77	
-38.26	
-31.22	
-24.58	
-18.37	
-12.56	
-7.57	
-3.37	
-1.75	
-0.58	
-0.05	
0.0	
0.0	
0.0	
0.0	
	l (mA) -57.23 -45.77 -38.26 -31.22 -24.58 -18.37 -12.56 -7.57 -3.37 -1.75 -0.58 -0.05 0.0 0.0 0.0







K4S281632D

CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A9 ~ A0	Note	
Register	Mode register set		Н	Х	L	L	L	L	Х	OP code			1,2
	Auto refrest	h	н	Н	L	L	L	н	х	х			3
Refresh		Entry		L				п	^	^			3
	Self fefresh	Exit	L	Н	L	Н	Н	Н	x		х		3
					Н	Х	Х	Х	^	^			3
Bank active & row addr.		Н	Х	L	L	Н	н	Х	V Row address		address		
column address	Auto precha	arge disable	н	х		н	L	н	х	v		Column	4
	Auto precha	arge enable	п		L	п				V	н	address (A ₀ ~ A ₈)	4,5
column address	harge disable		х	L	н	L	L	х	N	L	Column address (Ao ~ A8)	4	
	Auto precha	rge enable							V	н		4,5	
Burst stop		Н	Х	L	Н	Н	L	Х		Х		6	
Durahanna	Bank select	tion		X					X	V	L	x	
Precharge	All banks		Н	Х	L	L	н	L	Х	Х	н		
	Clock suspend or		н	L	Н	Х	Х	Х	х				
Clock suspend or active power dow					L	V	V	V		х			
		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	н		Н	Х	Х	Х	х				
Dracharga nawar			п	L	L	Н	н	н		x			
Precharge power down mode –		Exit	L	н	Н	Х	Х	Х	х				
		EXI	L		L	V	V	V					
DQM		Н			Х			V		Х		7	
No operation command		н	х	Н	Х	Х	Х	N N		 			
				L	н	н	н	Х	X				

Notes: 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

 Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected. If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected. If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected. If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BAo and BA1 is ignored and all banks are selected.

- During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



Rev. 0.1 Sept. 2001