Document Title

512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

<u>Revision No.</u>	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft -Design Target	July 4, 2001	Preliminary
1.0	Finalize	September 26, 2001	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 3.0~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 44-TSOP2-400F/R

PRODUCT FAMILY

GENERAL DESCRIPTION


The K6F8016V3A families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature ranges. The families also support low data retention voltage for battery back-up operation with low data retention current.

					Power Di	ssipation		
Product Family	у	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F8016V3A-F	=	Industrial(-40~85°C)	3.0~3.6V	551)/70ns	0.5µA²)	4mA	44-TSOP2-400F/R	

1. The parameter is measured with 30pF test load.


2. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.

PIN DESCRIPTION



Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs		

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name Function						
K6F8016V3A-TF55	44-TSOP2-F, 55ns, 3.3V					
K6F8016V3A-TF70	44-TSOP2-F, 70ns, 3.3V					
K6F8016V3A-RF55	44-TSOP2-R, 55ns, 3.3V					
K6F8016V3A-RF70	44-TSOP2-R, 70ns, 3.3V					

FUNCTIONAL DESCRIPTION

CS	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
L	н	н	х	Х	High-Z	High-Z	Output Disabled	Active
L	Х	Х	Н	Н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	х	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Х	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Х	L	L	L	Din	Din	Word Write	Active

Note : X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V(max.4.0V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 4.0	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.3 ³⁾	-	0.6	V

Note:

Industrial products: T_A=-40 to 85°C, otherwise specified.
Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
Undershoot: -2.0V in case of pulse width ≤20ns.
Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions	Min	Typ ¹⁾	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc	-1	-	1	μA
Output leakage current	Ilo	\overline{CS} =VIH, or \overline{OE} =VIH or \overline{WE} =VIL, VIO=Vss to Vcc	-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, \overline{CS} 1=VIL, \overline{WE} =VIH, VIN=VIH or VIL	-	-	2	mA
Average operating current		Cycle time=1µs, 100%duty, lıo=0mA, CS≤0.2V, Vın≤0.2V or Vın≥VCC-0.2V	-	-	4	mA
	ICC2	Cycle time=Min, Iıo=0mA, 100% duty, CS=VıL, VIN=VıL or Vıн	-	-	45	mA
Output low voltage	Vol	IOL = 2.1mA	-	-	0.4	V
Output high voltage	Vон	юн = -1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	-	0.5	30	μΑ

1. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



2. R1=3070Ω, R2=3150Ω

3. Vтм =2.8V

AC CHARACTERISTICS (Vcc=3.0~3.6V)

Parameter List				Spee	d Bins		
		Symbol	55	55ns		Ins	Units
	Read Cycle Time		Min	Max	Min	Max	
	Read Cycle Time	tRC	55	-	70	-	ns
	Address Access Time	taa	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	tOE	-	25	-	35	ns
	UB, LB Access Time	tBA	-	25	-	35	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
Read	UB, LB Enable to Low-Z Output	tBLZ	5	-	5	-	ns
	Output Enable to Low-Z Output	toLz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	20	0	25	ns
	Output Disable to High-Z Output	tонz	0	20	0	25	ns
	Output Hold from Address Change	toн	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
	UB, LB Valid to End of Write	tBW	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twнz	0	20	0	20	ns
	Data to Write Time Overlap	tDW	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹)	1.5	-	3.6	V
Data retention current	Idr	Vcc=1.5V, CS1≥Vcc-0.2V ¹⁾	-	0.5	6	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	113


1. $\overline{CS}_{1} \ge Vcc-0.2V, CS_{2} \ge Vcc-0.2V(\overline{CS}_{1} \text{ controlled}) \text{ or } CS_{2} \ge Vcc-0.2V(CS_{2} \text{ controlled}).$

2. Typical value are measured at $T_{\text{A}}{=}25^{\circ}\text{C}$ and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



NOTES (WRITE CYCLE)


1. A write occurs during the overlap(twp) of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$. A write begins when $\overline{\text{CS}}$ goes low and $\overline{\text{WE}}$ goes low with asserting $\overline{\text{UB}}$ or $\overline{\text{LB}}$ for single byte operation or simultaneously asserting $\overline{\text{UB}}$ and $\overline{\text{LB}}$ for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}$ goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.

2. tcw is measured from the \overline{CS} going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.

DATA RETENTION WAVE FORM






CMOS SRAM

PACKAGE DIMENSION

Unit: millimeters



ELECTRONICS

September 2001